Sequential optimization in the absence of global reset
暂无分享,去创建一个
Robert K. Brayton | Adnan Aziz | Carl Pixley | Shaz Qadeer | Vigyan Singhal | R. Brayton | S. Qadeer | C. Pixley | A. Aziz | V. Singhal
[1] Olivier Coudert,et al. A unified framework for the formal verification of sequential circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Joao Marques-Silva,et al. GRASP-A new search algorithm for satisfiability , 1996, Proceedings of International Conference on Computer Aided Design.
[3] Olivier Coudert,et al. New ideas on symbolic manipulations of finite state machines , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[4] Robert K. Brayton,et al. Multilevel logic synthesis , 1990, Proc. IEEE.
[5] J. Hartmanis,et al. Algebraic Structure Theory Of Sequential Machines , 1966 .
[6] Kwang-Ting Cheng,et al. Redundancy removal for sequential circuits without reset states , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Robert K. Brayton,et al. Exploiting power-up delay for sequential optimization , 1995, Proceedings of EURO-DAC. European Design Automation Conference.
[8] Carl Pixley,et al. A theory and implementation of sequential hardware equivalence , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Carl Pixley,et al. The Verifiacation Problem for Safe Replaceability , 1994, CAV.
[10] Seh-Woong Jeong,et al. ATPG aspects of FSM verification , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[11] R.K. Brayton,et al. Analysis of combinational cycles in sequential circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[12] Robert K. Brayton,et al. Multi-level synthesis for safe replaceability , 1994, ICCAD '94.
[13] Robert K. Brayton,et al. Sequential optimisation without state space exploration , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[14] Robert K. Brayton,et al. Extracting local don't cares for network optimization , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[15] Dhiraj K. Pradhan,et al. Recursive learning: a new implication technique for efficient solutions to CAD problems-test, verification, and optimization , 1994, The IEEE International Symposium on Circuits and Systems, 2003. Tutorial Guide: ISCAS 2003..
[16] Irith Pomeranz,et al. On Removing Redundancies from Synchronous Sequential Circuits with Synchronizing Sequences , 1996, IEEE Trans. Computers.
[17] Bill Lin. Synthesis of VLSI designs with symbolic techniques , 1992 .
[18] Carl Pixley. Introduction to a Computational Theory and Implementation of Sequential Hardware Equivalence , 1990, CAV.
[19] Robert K. Brayton,et al. Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[20] Kwang-Ting Cheng,et al. Sequential logic optimization by redundancy addition and removal , 1993, ICCAD.
[21] Robert K. Brayton,et al. The case for retiming with explicit reset circuitry , 1996, ICCAD 1996.
[22] Irith Pomeranz,et al. Classification of Faults in Synchronous Sequential Circuits , 1993, IEEE Trans. Computers.
[23] Robert K. Brayton,et al. Latch redundancy removal without global reset , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.
[24] Bill Lin. Efficient symbolic support manipulation , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.
[25] Eduard Cerny,et al. An Approach to Unified Methodology of Combinational Switching Circuits , 1977, IEEE Transactions on Computers.
[26] Robert K. Brayton,et al. Observability relations and observability don't cares , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[27] G. Erard Berry. Optimized Controller Synthesis Using Esterel , 1993 .
[28] Robert K. Brayton,et al. Theory of safe replacements for sequential circuits , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[29] Robert K. Brayton,et al. Heuristic Minimization of BDDs Using Don't Cares , 1994, 31st Design Automation Conference.
[30] Carl Pixley. A Computation Theory and Implementation of Sequential Hardware Equivalence , 1990, CAV.
[31] Robert K. Brayton,et al. Design replacements for sequential circuits , 1996 .
[32] Tiziano Villa,et al. Satisfaction of input and output encoding constraints , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[33] A. Richard Newton,et al. Don't care minimization of multi-level sequential logic networks , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[34] J. Hartmanis. Algebraic structure theory of sequential machines (Prentice-Hall international series in applied mathematics) , 1966 .
[35] TWO-WEEK Loan COpy,et al. University of California , 1886, The American journal of dental science.
[36] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.