A 30-MHz trellis codec chip for partial-response channels

The authors present a rate 8/10 matched-spectral-null (MSN) trellis codec chip which can increase noise tolerance in partial-response channels applicable to digital magnetic recording. The Viterbi detector in this codec features an area-efficient pipelined architecture and a modulo metric normalization technique. The chip was implemented in a 1.2- mu m CMOS process with a die size of 22 mm/sup 2/. It offers a 12-Mb/s data rate when operating at 30 MHz. Experimental results verified the predicted coding gain of 2.8 dB relative to the uncoded system at a bit-error rate of 10/sup -7/. >

[1]  R. Orndorff,et al.  Viterbi decoder VLSI integrated circuit for bit error correction , 1981 .

[2]  Paul H. Siegel,et al.  Exact bounds for Viterbi detector path metric differences , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[3]  Hisashi Kobayashi,et al.  Application of probabilistic decoding to digital magnetic recording systems , 1971 .

[4]  Paul H. Siegel,et al.  VLSI architectures for metric normalization in the Viterbi algorithm , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.

[5]  C. Rader.  Memory Management in a Viterbi Decoder , 1981, IEEE Trans. Commun..

[6]  Gerhard Fettweis,et al.  Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck , 1989, IEEE Trans. Commun..

[7]  G. David Forney,et al.  Maximum-likelihood sequence estimation of digital sequences in the presence of intersymbol interference , 1972, IEEE Trans. Inf. Theory.

[8]  Shuji Kubota,et al.  A scarce-state-transition Viterbi-decoder VLSI for bit error correction , 1987 .

[9]  Jan M. Rabaey,et al.  An integrated CAD system for algorithm-specific IC design , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Hisashi Kobayashi,et al.  Application of partial-response channel coding to magnetic recording systems , 1970 .

[11]  Paul H. Siegel,et al.  Area-efficient architectures for the Viterbi algorithm , 1990, [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition.

[12]  Paul H. Siegel,et al.  Matched spectral-null codes for partial-response channels , 1989, IEEE Trans. Inf. Theory.