Optimization of Polynomial Expressions by Using the Extended Dual Polarity

Reed-Muller expressions and their various extensions and generalizations for binary and multiple-valued logic functions are an important class of discrete function representations that are often used in practical applications. These expressions can be uniformly viewed as discrete polynomial expressions over finite fields GF(2) and GF(q) or the field of rational numbers in the case of expressions with integer-valued coefficients. The optimization of them in the number of product terms count is performed by selecting either positive or negative literals (polarities) for variables in the functions to be represented. Since there are no ways to select in advance the polarity for variables that will result in most compact expression for a given function, all possible expressions have to be generated and the simplest of them selected. This is a task computationally very demanding, the complexity of which is O(q^n \times C), where C is the time to calculate a particular polarity. Since the reduction of the first factor may lead to missing the most compact expression, the reduction of C is the single option to speed up the procedure. In this paper, we propose an approach to the solution of this problem by exploiting the notion of extended dual polarity, which provides a simple way of ordering polarities to obtain an effective way of finding the optimal one by reducing the time to move between them. The method still implies exhaustive search, but it is an optimized search, which may be expressed in very simple rules resulting in efficient implementation. Experimental results illustrate the effectiveness of the proposed method.

[1]  Tsutomu Sasao Multiple-valued logic and optimization of programmable logic arrays , 1988, Computer.

[2]  Dhiraj K. Pradhan,et al.  Galois Switching Theory: A Uniform Framework for Multi-Level Verification , 2005 .

[3]  Claudio Moraga,et al.  Spectral techniques in binary and multiple-valued switching theory. A review of results in the decade 1991-2000 , 2001, Proceedings 31st IEEE International Symposium on Multiple-Valued Logic.

[4]  Malgorzata Marek-Sadowska,et al.  Minimisation of fixed-polarity AND/XOR canonical networks , 1994 .

[5]  Tsutomu Sasao,et al.  Switching Theory for Logic Synthesis , 1999, Springer US.

[6]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[7]  E. Tan,et al.  Optimization of fixed-polarity Reed-Muller circuits using dual-polarity property , 2000 .

[8]  S. Rahardja,et al.  Efficient algorithm to calculate Reed-Muller expansions over GF(4) , 2001 .

[9]  Rolf Drechsler,et al.  Testability of 2-Level AND/EXOR Circuits , 1999, J. Electron. Test..

[10]  Chip-Hong Chang,et al.  Optimization of partially-mixed-polarity Reed-Muller expansions , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[11]  Tsutomu Sasao A transformation of multiple-valued input two-valued output functions and its application to simplification of exclusive-or sum-of-products expressions , 1991, [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic.

[12]  Claudio Moraga,et al.  Reed-Muller-Fourier versus Galois field representations of four-valued logic functions , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[13]  Tsutomu Sasao,et al.  A design method for look-up table type FPGA by pseudo-Kronecker expansion , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[14]  Claudio Moraga,et al.  Spectral Transform Decision Diagrams , 1996 .

[15]  Dragan Jankovic,et al.  Efficient calculation of fixed-polarity polynomial expressions for multiple-valued logic functions , 2002, Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic.

[16]  Claudio Moraga,et al.  Optimization of GF(4) expressions using the extended dual polarity property , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[17]  Malgorzata Marek-Sadowska,et al.  Generalized Reed-Muller Forms as a Tool to Detect Symmetries , 1996, IEEE Trans. Computers.

[18]  Elena Dubrova,et al.  Probabilistic verification of multiple-valued functions , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).

[19]  S. Rahardja,et al.  Efficient computation of quaternary fixed polarity Reed-Muller expansions , 1995 .

[20]  Robert K. Brayton,et al.  Optimal State Assignment for Finite State Machines , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  J. Mathew,et al.  GfXpress: A Technique for Synthesis and Optimization of $\hbox{GF}(2^{m})$ Polynomials , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Dhiraj K. Pradhan A Theory of Galois Switching Functions , 1978, IEEE Transactions on Computers.

[24]  Cheng Fu,et al.  Family of fast transforms over GF(3) logic , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[25]  R. Stankovic,et al.  Arithmetic expressions optimisation using dual polarity property , 2003 .

[26]  E. C. Tan,et al.  Fast tabular technique for fixed-polarity Reed-Muller logic with inherent parallel processes , 1998 .

[27]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[28]  Tsutomu Sasao EXMIN: a simplification algorithm for exclusive-OR-sum-of-products expressions for multiple-valued input two-valued output functions , 1990, Proceedings of the Twentieth International Symposium on Multiple-Valued Logic.

[29]  Tsutomu Sasao Easily testable realizations for generalized Reed-Muller expressions , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[30]  SUDHAKAR M. REDDY,et al.  Easily Testable Realizations ror Logic Functions , 1972, IEEE Transactions on Computers.

[31]  J. Mathew,et al.  An Efficient Technique for Synthesis and Optimization of Polynomials in GF(2m) , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[32]  J. Muzio,et al.  Multiple-valued switching theory , 1985 .

[33]  Elena Dubrova,et al.  Generalized Reed-Muller Canonical Form for a Multiple-Valued Algebra , 1996 .

[34]  Elena Dubrova,et al.  A conjunctive canonical expansion of multiple-valued functions , 2002, Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic.

[35]  Elena Dubrova,et al.  Multiple-valued logic synthesis and optimization , 2001 .

[36]  Claudio Moraga,et al.  Optimization of Arithmetic Expressions Using the Dual Polarity Property , 2003 .

[37]  Marek A. Perkowski,et al.  Fast exact and quasi-minimal minimization of highly testable fixed-polarity AND/XOR canonical networks , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[38]  S. M Reddy,et al.  Easily testable realizations for logic functions , 1973 .

[39]  Malgorzata Marek-Sadowska,et al.  Boolean Functions Classification via Fixed Polarity Reed-Muller Forms , 1997, IEEE Trans. Computers.

[40]  D. Green Dual forms of Reed-Muller expansions , 1994 .

[41]  Tsutomu Sasao EXMIN2: a simplification algorithm for exclusive-OR-sum-of-products expressions for multiple-valued-input two-valued-output functions , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..