Fast Template Placement for Reconfigurable Computing Systems
暂无分享,去创建一个
[1] Majid Sarrafzadeh,et al. Fast online placement for reconfigurable computing systems , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[2] Zhiyuan Li,et al. Configuration compression for the Xilinx XC6200 FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[3] Majid Sarrafzadeh,et al. A Buffer Distribution Algorithm for High-Speed Clock Routing , 1993, 30th ACM/IEEE Design Automation Conference.
[4] Carl Sechen,et al. Efficient and effective placement for very large circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Mark de Wit,et al. A dynamic reconfiguration run-time system , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[6] Sergio Bampi,et al. Dynamically reconfigurable architecture for image processor applications , 1999, DAC '99.
[7] Majid Sarrafzadeh,et al. Nostradamus: a floorplanner of uncertain designs , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Dinesh Bhatia,et al. Performance driven floorplanning for FPGA based designs , 1997, FPGA '97.
[9] Majid Sarrafzadeh,et al. 3-D floorplanning: simulated annealing and greedy placement methods for reconfigurable computing systems , 1999, Proceedings Tenth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.PR00246).
[10] Martin D. F. Wong,et al. Circuit partitioning for dynamically reconfigurable FPGAs , 1999, FPGA '99.
[11] Edward G. Coffman,et al. Approximation algorithms for bin packing: a survey , 1996 .
[12] Majid Sarrafzadeh,et al. 3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems , 2000, Des. Autom. Embed. Syst..
[13] Gabriele Saucier,et al. Synthesis and floorplanning for large hierarchical FPGAs , 1997, FPGA '97.
[14] Martin D. F. Wong,et al. Network flow based circuit partitioning for time-multiplexed FPGAs , 1998, ICCAD '98.
[15] John Wawrzynek,et al. Fast module mapping and placement for datapaths in FPGAs , 1998, FPGA '98.
[16] Dorit S. Hochbaum,et al. Approximation Algorithms for NP-Hard Problems , 1996 .
[17] Gordon J. Brebner,et al. The swappable logic unit: a paradigm for virtual hardware , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[18] Patrick Healy,et al. An optimal algorithm for rectangle placement , 1999, Oper. Res. Lett..
[19] Scott Hauck,et al. Configuration prefetch for single context reconfigurable coprocessors , 1998, FPGA '98.
[20] John E. Hopcroft,et al. Complexity of Computer Computations , 1974, IFIP Congress.
[21] Eduardo Sanchez,et al. Spyder: a reconfigurable VLIW processor using FPGAs , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.
[22] Peter W. Shor. The average-case analysis of some on-line algorithms for bin packing , 1986, Comb..
[23] R. E. Siferd,et al. A doughnut layout style for improved switching speed with CMOS VLSI gates , 1989 .
[24] Brad L. Hutchings,et al. A dynamic instruction set computer , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[25] Daniel P. Lopresti,et al. SPLASH: A Reconfigurable Linear Logic Array , 1990, ICPP.
[26] Bernard Chazelle,et al. The Bottomn-Left Bin-Packing Heuristic: An Efficient Implementation , 1983, IEEE Transactions on Computers.
[27] Scott Hauck,et al. The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.
[28] Michael Ian Shamos,et al. Computational geometry: an introduction , 1985 .
[29] Majid Sarrafzadeh,et al. Fast Online Placement for Reconfigurable Computing , 1999 .
[30] John Wawrzynek,et al. Reconfigurable computing: what, why, and implications for design automation , 1999, DAC '99.