Design Constraints for Image-Reject Frequency-Translating $\Delta\Sigma$ Modulators

This brief derives design constraints for bandpass ΔΣ modulators that use mixers to perform frequency downconversion inside their ΔΣ loop. Such systems, which are referred to as frequency-translating ΔΣ modulators, facilitate direct analog-to-digital conversion (ADC) of high-frequency signals that cannot adequately be processed using classical bandpass ΔΣ modulator architectures. The derived constraints are required for the correct design of frequency-translating ΔΣ modulators: 1) The <i>sampling</i> constraints maintain the stability of the ΔΣ feedback loop and prevent the mixing of the undesired signal content into the input-signal band, thereby ensuring that the time-varying behavior of the mixers does not affect the ADC resolution; and 2) the <i>noise</i>- <i>shaping</i> constraints minimize performance loss during the recombination of the in-phase and quadrature feedback paths. This brief analyzes frequency-translating ΔΣ modulators that are designed with image-reject (quadrature) mixing and that are implemented using continuous- or discrete-time lowpass or complex-bandpass inner-loop ΔΣ modulators. Thus, the derived constraints offer a valuable reference for the design of image-reject frequency-translating ΔΣ ADCs.

[1]  S. Reekmans,et al.  A Subsampling Quadrature $\Sigma \Delta$ Modulator Based on Distributed Resonators for Use in Radio Receiver , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  S. Reekmans,et al.  A Subsampling Quadrature Σ∆ Modulator Based on Distributed Resonators for Use in Radio Receiver. , 2007 .

[3]  J. M. Khoury,et al.  A 400-Ms/s frequency translating bandpass sigma-delta modulator , 1999, IEEE J. Solid State Circuits.

[4]  Yuan Chen,et al.  A sixth-order subsampling continuous-time bandpass delta-sigma modulator , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[6]  Un-Ku Moon,et al.  A time-delay jitter-insensitive continuous-time bandpass ΔΣ modulator architecture. , 2005 .

[7]  Un-Ku Moon,et al.  A time-delay jitter-insensitive continuous-time bandpass /spl Delta//spl Sigma/ modulator architecture , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  V.S.L. Cheung,et al.  A 3.3-V 240-MS/s CMOS bandpass /spl Sigma//spl Delta/ modulator using a fast-settling double-sampling SC filter , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[9]  Abla Kammoun,et al.  Undersampled LC bandpass /spl Sigma//spl Delta/ modulators with feedback FIRDACs , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  William B. Kuhn,et al.  Bandpass /spl Sigma//spl Delta/ modulator employing undersampling of RF signals for wireless communication , 2000 .

[11]  Richard Schreier,et al.  A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz , 2006 .

[12]  A. Namdar,et al.  A 400-MHz, 12-bit, 18-mW, IF digitizer with mixer inside a sigma-delta modulator loop , 1999 .

[13]  R. Schreier,et al.  A 375-mW Quadrature Bandpass $\Delta\Sigma$ ADC With 8.5-MHz BW and 90-dB DR at 44 MHz , 2006, IEEE Journal of Solid-State Circuits.