Performance, cost, and power evaluations of on-chip network topologies in FPGAs