Analysis of parallel encoding using tiles in 3D High Efficiency Video Coding

This paper analyzes the usage of tiles in 3D-High Efficiency Video Coding. We investigate the encoding impact of some tiles divisions using a Bjontegaard delta rate (BD-rate) on the common test conditions for 3D videos. This analysis demonstrated dividing the video into square tiles increases the encoding performance compared to non-square tiles (about 2.2%). In another analysis, we concluded the workload is highly unbalanced in the uniform distribution contributing to limit the speedup possibilities for the homogeneous multicore systems. Authors are not aware of any work focusing on balancing depth maps workload in tiles; therefore, we pointed out relevant studies and solutions for future projects in this open research area.

[1]  Ben H. H. Juurlink,et al.  Parallel Scalability and Efficiency of HEVC Parallelization Approaches , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  Ying Chen,et al.  Generic segment-wise DC for 3D-HEVC depth intra coding , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[3]  Gustavo Sanchez,et al.  Block-level fast coding scheme for depth maps in three-dimensional high efficiency video coding , 2018 .

[4]  Christoph Fehn,et al.  Depth-image-based rendering (DIBR), compression, and transmission for a new approach on 3D-TV , 2004, IS&T/SPIE Electronic Imaging.

[5]  Thanasis Loukopoulos,et al.  Adaptive Tile Parallelization for Fast Video Encoding in HEVC , 2016, 2016 IEEE International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData).

[6]  N. Atzpadin,et al.  Depth map creation and image-based rendering for advanced 3DTV services providing interoperability and scalability , 2007, Signal Process. Image Commun..

[7]  Yui-Lam Chan,et al.  Fast wedgelet pattern decision for DMM in 3D-HEVC , 2015, 2015 IEEE International Conference on Digital Signal Processing (DSP).

[8]  Bin Wang,et al.  CART-based fast CU size decision and mode decision algorithm for 3D-HEVC , 2019, Signal Image Video Process..

[9]  Liang Zhang,et al.  Stereoscopic image generation based on depth images for 3D TV , 2005, IEEE Transactions on Broadcasting.

[10]  Thomas Wiegand,et al.  3-D Video Representation Using Depth Maps , 2011, Proceedings of the IEEE.

[11]  Sergio Bampi,et al.  Adaptive content-based Tile partitioning algorithm for the HEVC standard , 2013, 2013 Picture Coding Symposium (PCS).

[12]  Byung Tae Oh.  Enhanced zonal search algorithm for motion estimation in depth-map coding , 2018, Signal Image Video Process..

[13]  Thomas Wiegand,et al.  Coding of depth signals for 3D video using wedgelet block segmentation with residual adaptation , 2013, 2013 IEEE International Conference on Multimedia and Expo (ICME).

[14]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[15]  Detlev Marpe,et al.  Depth Intra Coding for 3D Video Based on Geometric Primitives , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[16]  Bruno Zatt,et al.  Speedup-aware history-based tiling algorithm for the HEVC standard , 2016, 2016 IEEE International Conference on Image Processing (ICIP).

[17]  Heiko Schwarz,et al.  3D High-Efficiency Video Coding for Multi-View Video and Depth Data , 2013, IEEE Transactions on Image Processing.

[18]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[19]  César A. M. Marcon,et al.  3D-HEVC DMM-1 Parallelism Exploration Targeting Multicore Systems , 2018, 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI).

[20]  Yui-Lam Chan,et al.  Efficient depth intra mode decision by reference pixels classification in 3D-HEVC , 2015, 2015 IEEE International Conference on Image Processing (ICIP).

[21]  Truong Q. Nguyen,et al.  Multiview Video Plus Depth Coding With Depth-Based Prediction Mode , 2014, IEEE Transactions on Circuits and Systems for Video Technology.

[22]  Muhammad Usman Karim Khan,et al.  Power efficient and workload balanced tiling for parallelized high efficiency video coding , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[23]  Minhua Zhou,et al.  An Overview of Tiles in HEVC , 2013, IEEE Journal of Selected Topics in Signal Processing.

[24]  César A. M. Marcon,et al.  A reduced computational effort mode-level scheme for 3D-HEVC depth maps intra-frame prediction , 2018, J. Vis. Commun. Image Represent..

[25]  Leonel Sousa,et al.  Parallelism exploration for 3D high-efficiency video coding depth modeling mode one , 2018, Journal of Real-Time Image Processing.

[26]  Jinmi Kang,et al.  High-performance depth map coding for 3D-AVC , 2016, Signal Image Video Process..

[27]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[28]  Gustavo Sanchez,et al.  Performance Analysis of Depth Intra-Coding in 3D-HEVC , 2019, IEEE Transactions on Circuits and Systems for Video Technology.

[29]  Bruno Zatt,et al.  Overview and quality analysis in 3D-HEVC emergent video coding standard , 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.