A 3–10 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System

This paper presents the design of a 14 bands CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system. Based on a single phase-locked loop and two-stage frequency mixing architecture, it alleviates harmonics mixing and frequency pulling to diminish spurs generation. Also, only divide-by-2 dividers are needed in the feedback path of the PLL. Thus more precise I/Q sub-harmonics can be derived for the SSB mixer in the 14 bands carrier generation. The image spurs are suppressed below -45 dBc and improved by more than 22 dB incorporating with I/Q calibration. Implemented in a 0.18-μm CMOS technology, this chip drains 65 mA from a single 1.8 V supply. The chip size is 2.5 by 2.2 mm2 providing 14 bands I/Q phases.

[1]  Alberto Valdes-Garcia,et al.  An 11-Band 3–10 GHz Receiver in SiGe BiCMOS for Multiband OFDM UWB Communication , 2007, IEEE Journal of Solid-State Circuits.

[2]  D.M.W. Leenaerts,et al.  A fast-hopping single-PLL 3-band MB-OFDM UWB synthesizer , 2006, IEEE Journal of Solid-State Circuits.

[3]  Bo Liang,et al.  A Fully Integrated 14-Band 3.1-to-10.6GHz 0.13μm SiGe BiCMOS UWB RF Transceiver , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Manolis Terrovitis,et al.  An 802.11g WLAN SoC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  Chao-Shiun Wang,et al.  A 3–10 GHz full-band single VCO agile switching frequency generator for MB-OFDM UWB , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[6]  E. Sanchez-Sinencio,et al.  Self-calibrated quadrature generator for WLAN multistandard frequency synthesizer , 2006, IEEE Journal of Solid-State Circuits.

[7]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[8]  Chorng-Kuang Wang,et al.  A regenerative semi-dynamic frequency divider for mode-1 MB-OFDM UWB hopping carrier generation , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  Gin-Kou Ma,et al.  A 14-band Frequency Synthesizer for MB-OFDM UWB Application , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  Ahmad Yazdi,et al.  Design and analysis of an ultrawide-band distributed CMOS mixer , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Wei-Zen Chen,et al.  A 3-to-10GHz 14-Band CMOS Frequency Synthesizer with Spurs Reduction for MB-OFDM UWB System , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  Bang-Sup Song,et al.  A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order ΔΣ modulator , 2000 .

[13]  Jri Lee.  A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18-/spl mu/m CMOS technology , 2006 .

[14]  C. Mishra,et al.  Frequency planning and synthesizer architectures for multiband OFDM UWB radios , 2005, IEEE Transactions on Microwave Theory and Techniques.

[15]  Wei-Zen Chen,et al.  A dual-band four-mode Delta-Sigma frequency synthesizer , 2006, RFIC 2006.

[16]  Hyung Ki Ahn,et al.  A 5–GHz band I/Q clock generator using a self–calibration technique , 2002 .

[17]  D.M.W. Leenaerts,et al.  An interference-robust receiver for ultra-wideband radio in SiGe BiCMOS technology , 2005, IEEE Journal of Solid-State Circuits.

[18]  Michael Faulkner,et al.  Automatic adjustment of quadrature modulators , 1991 .

[19]  Bang-Sup Song,et al.  A CMOS TV tuner/demodulator IC with digital image rejection , 2005, IEEE Journal of Solid-State Circuits.

[20]  Ching-Che Chung,et al.  A 31.2mW UWB Baseband Transceiver with All-Digital I/Q-Mismatch Calibration and Dynamic Sampling , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[21]  B. Razavi,et al.  A self-calibrating 900-MHz CMOS image-reject receiver , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[22]  Behzad Razavi,et al.  A 2-GHz CMOS image-reject receiver with LMS calibration , 2003, IEEE J. Solid State Circuits.

[23]  B. Razavi,et al.  A 0.13 /spl mu/m CMOS UWB transceiver , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[24]  Wei-Zen Chen,et al.  A 90-${\hbox {dB}}\Omega$ 10-Gb/s Optical Receiver Analog Front-End in a 0.18-$\mu{\hbox {m}}$ CMOS Technology , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  M.A.I. Elmala,et al.  Calibration of phase and gain mismatches in Weaver image-reject receiver , 2004, IEEE Journal of Solid-State Circuits.

[26]  Byoung Gun Choi,et al.  A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications , 2005, IEEE Journal of Solid-State Circuits.

[27]  Hiroshi Kodama,et al.  A 1.1V 3.1-to-9.5GHz MB-OFDM UWB transceiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[28]  H. Samavati,et al.  5-GHz CMOS wireless LANs , 2002 .

[29]  B.-S. Song,et al.  A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[30]  B. Razavi,et al.  - Gb / s Limiting Amplifier and Laser / Modulator Driver in 0 . 18-m CMOS Technology , 2001 .

[31]  H. De Man,et al.  OFDM-WLAN receiver performance improvement using digital compensation techniques , 2002, Proceedings RAWCON 2002. 2002 IEEE Radio and Wireless Conference (Cat. No.02EX573).

[32]  Hui Zheng,et al.  A 1.5 V 3.1 GHz–8 GHz CMOS Synthesizer for 9-Band MB-OFDM UWB Transceivers , 2007, IEEE Journal of Solid-State Circuits.

[33]  John Rogers,et al.  A Fully Integrated 14 Band, 3.1 to 10.6 GHz 0.13 μm SiGe BiCMOS UWB RF Transceiver , 2008, IEEE Journal of Solid-State Circuits.

[34]  I. Vassiliou,et al.  A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN , 2003, IEEE J. Solid State Circuits.

[35]  S. M. Rezaul Hasan,et al.  Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[36]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[37]  Kiat Seng Yeo,et al.  Design of a CMOS Broadband Transimpedance Amplifier With Active Feedback , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.