Conditional-capture flip-flop technique for statistical power reduction

Conventional flip-flops such as hybrid latch-flip-flop (HLFF), semi-dynamic flip-flop (SDFF), and sense amplifier-based flip-flop (SAFF), which are the fastest, are inefficient as far as power consumption is concerned. This is because the internal nodes are repeatedly precharged and discharged at every clock cycle even when they are evaluating the same value. Hence, they consume a large amount of power regardless of input statistics. This flip-flop design technique eliminates unnecessary transitions to minimize power with no impact on speed.

[1]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[2]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[3]  F. Klass.  Semi-dynamic and dynamic flip-flops with embedded logic , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[4]  V.G. Oklobdzija,et al.  Sense amplifier-based flip-flop , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[5]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.