Logic BIST architecture for FPGAs

In this paper, we propose a built-in-self-test (BIST) based approach for testing the configurable logic blocks of FPGAs. BIST technique, when applied to a FPGA, does not need any additional testing circuitry. BIST logic is programmed into the FPGA in test mode and the FPGA is reprogrammed to perform its normal function once testing is completed. This effectively eliminates the need for any additional design-for-test circuitry.

[1]  Kenneth M. Butler.  The stuck-at fault: it ain't over 'til it's over , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Shyue-Kung Lu,et al.  Testing Configurable LUT-Based FPGAs , 2000, J. Inf. Sci. Eng..

[3]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[4]  Yervant Zorian,et al.  An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family , 2000, J. Electron. Test..

[5]  Janak H. Patel,et al.  Stuck-at fault: a fault model for the next millennium , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[7]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[8]  Charles E. Stroud,et al.  Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).