I/O power estimation and analysis of high-speed channels in through-silicon via (TSV)-based 3D IC

In today's integrated circuits, power consumption has become the most important factor, and must be seriously investigated among the various performance metrics. In this study, power estimations for various through-silicon via (TSV)-based three-dimensional integrated circuit (3D IC) designs were conducted in efforts to realize low-power-consumption 3D IC. In addition, the dominant power-consuming factor was found among the TSV-based interconnect components by a power comparison analysis based on the proposed model.

[1]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[2]  Franco Stellari,et al.  New formulas of interconnect capacitances based on results of conformal mapping method , 2000 .

[3]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[4]  Joungho Kim,et al.  Through silicon via (TSV) equalizer , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.