Improvement of Read Margin and Its Distribution by $V_{\rm TH}$ Mismatch Self-Repair in 6T-SRAM With Asymmetric Pass Gate Transistor Formed by Post-Process Local Electron Injection

A VTH mismatch self-repair scheme in 6T-SRAM with asymmetric pass gate transistor by post-process local electron injection is proposed. Local electron injection is automatically and simultaneously achieved to either pass gate transistor that most increases the read margin for each cell without investigating its characteristics. The proposed asymmetric VTH shift is twice as large as the conventional scheme without process and cell area penalty. Measurement results show 20% increase in SNM without write degradation by the asymmetric PG transistor. The proposed scheme also enhances the minimum read margin by 70% while reducing read margin distribution by 20%, thanks to the self-repair function.

[1]  Atsushi Kawasumi,et al.  A low supply voltage operation SRAM with HCI trimmed sense amplifiers , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[2]  Atsushi Kawasumi,et al.  A process-variation-tolerant dual-power-supply SRAM with 0.179µm2 Cell in 40nm CMOS using level-programmable wordline driver , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Ching-Te Chuang,et al.  Relaxing Conflict Between Read Stability and Writability in 6T SRAM Cell Using Asymmetric Transistors , 2009, IEEE Electron Device Letters.

[4]  H. Pilo,et al.  An 8 Mb SRAM in 45 nm SOI Featuring a Two-Stage Sensing Scheme and Dynamic Power Management , 2009, IEEE Journal of Solid-State Circuits.

[5]  Koji Nii,et al.  A 0.5V 100MHz PD-SOI SRAM with enhanced read stability and write margin by asymmetric MOSFET and forward body bias , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Yonghan Roh,et al.  Partial Crystallization of $\hbox{HfO}_{2}$ for Two-Bit/Four-Level SONOS-Type Flash Memory , 2007, IEEE Transactions on Electron Devices.

[7]  N. Vallepalli,et al.  A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.

[8]  H. Pilo,et al.  An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2007, IEEE Journal of Solid-State Circuits.

[9]  Zhenyu Qi,et al.  Improving SRAM Vmin and yield by using variation-aware BTI stress , 2010, IEEE Custom Integrated Circuits Conference 2010.

[10]  S. Miyano,et al.  Direct measurements, analysis, and post-fabrication improvement of noise margins in SRAM cells utilizing DMA SRAM TEG , 2010, 2010 Symposium on VLSI Technology.

[11]  Shuhei Tanakamaru,et al.  70% read margin enhancement by VTH mismatch self-repair in 6T-SRAM with asymmetric pass gate transistor by zero additional cost, post-process, local electron injection , 2010, 2010 Symposium on VLSI Circuits.

[12]  M. Suzuki,et al.  Post-Fabrication self-convergence scheme for suppressing variability in SRAM cells and logic transistors , 2006, 2009 Symposium on VLSI Technology.

[13]  Shuhei Tanakamaru,et al.  Elimination of half select disturb in 8T-SRAM by local injected electron asymmetric pass gate transistor , 2010, IEEE Custom Integrated Circuits Conference 2010.

[14]  Seok-Jun Lee,et al.  Microwatt Embedded Processor Platform for Medical System-on-Chip Applications , 2011, IEEE Journal of Solid-State Circuits.

[15]  Borivoje Nikolic,et al.  Large-Scale SRAM Variability Characterization in 45 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[16]  B. Eitan,et al.  NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.

[17]  C. Radens,et al.  A Sub-600-mV, Fluctuation Tolerant 65-nm CMOS SRAM Array With Dynamic Cell Biasing , 2008, IEEE Journal of Solid-State Circuits.

[18]  K. Nii,et al.  90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique , 2006, IEEE Journal of Solid-State Circuits.

[19]  B. Eitan,et al.  Investigation of channel hot electron injection by localized charge-trapping nonvolatile memory devices , 2004, IEEE Transactions on Electron Devices.

[20]  Yen-Ting Chen,et al.  Ultrathin HfON Trapping Layer for Charge-Trap Memory Made by Atomic Layer Deposition , 2010, IEEE Electron Device Letters.