A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers

A ring amplifier based pipelined ADC is presented that uses simple cells constructed from small inverters and capacitors to perform amplification. The basic ring amplifier structure is characterized and demonstrated to be highly scalable, power efficient, and compression-immune (inherent rail-to-rail output swing). The prototype 10.5-bit ADC, fabricated in 0.18μm CMOS technology, achieves 61.5dB SNDR at a 30MHz sampling rate and consumes 2.6mW, resulting in a FoM of 90fJ/conversion-step.

[1]  Kazuki Sobue,et al.  Ring amplifiers for switched-capacitor circuits , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Hiroshi Iwai.  CMOS scaling towards its limits , 1998, 1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105).

[3]  Jipeng Li,et al.  A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique , 2004 .