A streaming processing unit for a CELL processor
暂无分享,去创建一个
B. Flachs | S. Asano | S.H. Dhong | P. Hotstee | G. Gervais | R. Kim | T. Le | P. Liu | J. Leenstra | J. Liberty | B. Michael | H. Oh | S.M. Mueller | O. Takahashi | A. Hatakeyama | Y. Watanabe | N. Yano
[1] S.H. Dhong,et al. A fully-pipelined single-precision floating point unit in the synergistic processor element of a CELL processor , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..
[2] S.H. Dhong,et al. A 4.8GHz fully pipelined embedded SRAM in the streaming processor of a CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[3] Juergen Pille,et al. The Vector Fixed Point Unit of the Synergistic Processor Element of the Cell Architecture Processor , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[4] S. Asano,et al. The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..