Innovations in special constructs for standard cell libraries in sub 28nm technologies
暂无分享,去创建一个
R. Augur | J. Kye | M. Rashed | N. Jain | J. Kim | M. Tarabbia | I. Rahim | S. Ahmed | Je Kim | I. Lin | S. Chan | H. Yoshida | S. Beasor | L. Yuan | J. Chee | A. Mittal | D. Doman | S. Johnson | U. Schroeder | N. Cave | T. Tang | J. Stephen | S. Kengeri | S. Venkatesan
[1] R. Chau,et al. A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.
[2] Greg Northrop. Design technology co-optimization in technology definition for 22nm and beyond , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.
[3] M. Silberstein,et al. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.
[4] Kevin Zhang,et al. A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.