A Hybrid Design Automation Tool for SAR ADCs in IoT

In this paper, a hybrid design automation tool for asynchronous successive approximation register analog-to-digital converters (SAR ADCs) in Internet-of-Things applications is presented. The circuit design-driven tool uses a top-down design approach and generates circuits from specification to layout automatically. A hybrid approach is introduced for different circuits of a SAR ADC: fully synthesized control logic; a script-based flow combining equations, library, and template-based design for the digital-to-analog converter; a lookup table approach combined with selective simulation-based fine tuning and template-based layout generation for the sample and hold; library-based comparator design and script-based layout generation. By balancing the automation and manual effort, the circuit design time is reduced from days down to minutes while still being able to maintain ADC performance. The proposed flow generated two ADC prototypes in 40-nm CMOS, an 8-bit 32 MS/s and a 12-bit 1 MS/s SAR ADC, and enabled excellent power efficiency. The two ADCs consume 187 and $16.7~\mu \text{W}$ at 1-V supply voltage, achieving 30.7 and 18.1 fJ/conversion-step, respectively.

[1]  Günhan Dündar,et al.  Analog Layout Generator for CMOS Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Un-Ku Moon,et al.  A fully automated verilog-to-layout synthesized ADC demonstrating 56dB-SNDR with 2MHz-BW , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Trond Ytterdal,et al.  A compiled 3.5fJ/conv.step 9b 20MS/s SAR ADC for wireless applications in 28nm FDSOI , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[5]  Un-Ku Moon,et al.  Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[6]  Günhan Dündar,et al.  An evolutionary approach to automatic synthesis of high-performance analog integrated circuits , 2003, IEEE Trans. Evol. Comput..

[7]  Rob A. Rutenbar,et al.  ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits , 1994, 31st Design Automation Conference.

[8]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[9]  Yan Zhang,et al.  A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[11]  Kathleen Philips,et al.  A circuit-design-driven tool with a hybrid automation approach for SAR ADCs in IoT , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Francisco V. Fernández,et al.  Analog layout synthesis: recent advances in topological approaches , 2009, DATE '09.

[13]  Nuno Horta,et al.  LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[15]  Andrea L. Lacaita,et al.  A tool for the assisted design of charge redistribution SAR ADCs , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Jai-Ming Lin,et al.  A Systematic Design Methodology of Asynchronous SAR ADCs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[18]  Kathleen Philips,et al.  A 46 $\mu \text{W}$ 13 b 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration , 2017, IEEE Journal of Solid-State Circuits.

[19]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[20]  Willy Sansen,et al.  Analog Circuit Design Optimization based on Symbolic Simulation and Simulated Annealing , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.

[21]  Prajit Nandi,et al.  A Novel Approach to Design SAR-ADC: Design Partitioning Method , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.