A Method and the Effect of Shuffling Compactor Inputs in VLSI Self-Testing