A Low-Power Capacitive Charge Pump Based Pipelined ADC

A low-power pipelined ADC topology is presented which uses capacitive charge pumps, source-followers, and digital calibration to eliminate the need for power-hungry opamps to achieve good linearity in a pipelined ADC. The differential charge pump technique achieves >10-bit linearity, and does not require an explicit common-mode-feedback circuit. The ADC was designed to operate at 50 MS/s in a 1.8 V, 0.18 ¿m CMOS process, where measured results show the peak SNDR and SFDR of the ADC to be 58.2 dB (9.4 ENOB), and 66 dB respectively. The ADC consumes 3.9 mW for all active circuitry and 6 mW for all clocking and digital circuits.

[1]  Hae-Seung Lee,et al.  A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Lei Xie,et al.  A 1.8-V 22-mW 10-bit 30-MS/s Subsampling Pipelined CMOS ADC , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  Soon-Kyun Shin,et al.  A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[4]  K. Bacrania,et al.  A 10-bit 50-MS/s Pipelined ADC With Opamp Current Reuse , 2007, IEEE Journal of Solid-State Circuits.

[5]  Hae-Seung Lee,et al.  Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.

[6]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[7]  Byung-Geun Lee,et al.  A 10-bit 50 MS/s Pipelined ADC With Capacitor-Sharing and Variable-$g_{m}$ Opamp , 2009, IEEE Journal of Solid-State Circuits.

[8]  I. Ahmed,et al.  A 50-MS/s (35 mW) to 1-kS/s (15 /spl mu/W) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation , 2005, IEEE Journal of Solid-State Circuits.

[9]  Fan Ye,et al.  An Undersampling 10-bit 30.4-MSample/s Pipelined ADC , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[10]  Hae-Seung Lee,et al.  A 2.5 V 12 b 5 MSample/s pipelined CMOS ADC , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Chi-Chang Lu,et al.  A 10-bit 60-MS/s Low-Power CMOS Pipelined Analog-to-Digital Converter , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC , 2007, IEEE Journal of Solid-State Circuits.

[13]  Sanroku Tsukamoto,et al.  A 0.8V 10b 8OMS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[15]  Hae-Seung Lee,et al.  A high-swing CMOS telescopic operational amplifier , 1998 .

[16]  Qiuting Huang,et al.  A 10-bit ENOB 50-MS/s Pipeline ADC in 130-nm CMOS at 1.2 V Supply , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[17]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8b 200MS/s Pipelined ADC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Khayrollah Hadidi,et al.  An open-loop full CMOS 103 MHz -61 dB THD S/H circuit , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[19]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[20]  A. Karanicolas,et al.  A 15 b 1 Ms/s digitally self-calibrated pipeline ADC , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  Young-Deuk Jeon,et al.  A 5-mW 0.26-mm2 10-bit 20-MS/s Pipelined CMOS ADC with Multi-Stage Amplifier Sharing Technique , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[22]  E. Sanchez-Sinencio,et al.  A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/Bluetooth receiver , 2006, IEEE Journal of Solid-State Circuits.

[23]  Un-Ku Moon,et al.  Background digital calibration techniques for pipelined ADCs , 1997 .

[24]  G. Geelen,et al.  A 90nm CMOS 1.2V 10b power and speed programmable pipelined ADC with 0.5pJ/conversion-step , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[25]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[26]  K. Martin,et al.  A 3.3 mW 12 MS/s 10b pipelined ADC in 90 nm digital CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[27]  Dong-Young Chang,et al.  A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique , 2003 .

[28]  C. Schwoerer,et al.  An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[29]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[30]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[31]  Yan Wang,et al.  Power optimization in pipeline analog-to-digital converters , 2012, Anti-counterfeiting, Security, and Identification.

[32]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[33]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.

[34]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.

[35]  P. Quinn,et al.  Capacitor matching insensitive 12-bit 3.3 MS/s algorithmic ADC in 0.25 /spl mu/m CMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[36]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[37]  J. Arias,et al.  Low-power pipeline ADC for wireless LANs , 2004, IEEE Journal of Solid-State Circuits.

[38]  E. Iroaga,et al.  A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling , 2007, IEEE Journal of Solid-State Circuits.

[39]  I. Ahmed,et al.  A High Bandwidth Power Scalable Sub-Sampling 10-Bit Pipelined ADC With Embedded Sample and Hold , 2008, IEEE Journal of Solid-State Circuits.

[40]  B. Murmann,et al.  A 9.4-bit, 50-MS/s, 1.44-mW pipelined ADC using dynamic residue amplification , 2008, 2008 IEEE Symposium on VLSI Circuits.

[41]  P. Hurst,et al.  Double sampling in switched-capacitor delta-sigma A/D converters , 1990, IEEE International Symposium on Circuits and Systems.