Single-chip image sensors with a digital processor array

The architectures, implementation and applications of two smart sensors, LAPP and PASIC, are described. The basic idea of these two designs is to integrate an image sensor array with a digital processor array in a single chip. The integrated camera-and-processor eliminates the bottleneck of sequential image read-out that characterizes conventional systems. They provide fast, compact and economic solutions for tasks such as industrial inspection, optical character recognition and robot vision.

[1]  Keping Chen,et al.  PASIC: a smart sensor for computer vision , 1990, [1990] Proceedings. 10th International Conference on Pattern Recognition.

[2]  W. Yang,et al.  A full fill-factor CCD imager with integrated signal processors , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[3]  Y. Horiba,et al.  Three dimensional IC for high performance image signal processor , 1987, 1987 International Electron Devices Meeting.

[4]  Christer Svensson,et al.  PASIC: A processor-A/D converter-sensor integrated circuit , 1990, IEEE International Symposium on Circuits and Systems.

[5]  David Renshaw,et al.  ASIC image sensors , 1990, IEEE International Symposium on Circuits and Systems.