Decreasing the effects of BJT's parasitics of computing cells for analog decoders

This paper presents an analog decoder computing cell less sensitive to bipolar junction transistor (BJT) parasitic elements. Unlike customary cells, the proposed cell does not invert the output probabilities ranking, hence limiting the wrong decoding outcome. This is achieved with a slight complexity increase as only two diodes are added to the basic computing cell. It is also shown that the proposed cell can improve the decoding performance even for large biasing current, opening the way to improve the decoding convergence of an analog BiCMOS decoder. Simulation results are shown for a 0.25-µm BiCMOS process from NXP with minimal size transistors.

[1]  Fabrice Seguin,et al.  Analog Decoder Performance Degradation Due to BJTs' Parasitic Elements , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  A. Neviani,et al.  A 0.35-/spl mu/m CMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code , 2005, IEEE Journal of Solid-State Circuits.

[3]  M. Arzel,et al.  Effect of BJT’s parasitics on computing cells for analog decoders , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[4]  Michel Jezequel,et al.  Trade-off between surface, biasing current and performance of an analog turbo decoder , 2009, 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference.

[5]  George S. Moschytz,et al.  All–analog decoder for a binary (18,9,5) tail–biting trellis code , 1999 .

[6]  Hans-Andrea Loeliger,et al.  On mismatch errors in analog-VLSI error correcting decoders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).