Performance Optimization and Analysis of Blade Designs under Delay Variability

As manufacturing processes continue to shrink and supply voltages drop, timing margins due to increased process, temperature, and voltage variability become a significant portion of the clock period. An asynchronous bundled data resilient template called Blade has recently been proposed to curb these margins and thereby outperform synchronous alternatives. This paper proposes a model to analyze the performance of Blade designs and an approach to optimize it. We validate the model against gate-level simulations of a resilient 3-stage MIPS CPU implemented with Blade and use it to compare the optimal performance of Blade designs with synchronous alternatives. The results show that Blade offers up to 44% higher performance than traditional designs and 23% higher performance than Bubble Razor, the synchronous resiliency strategy with the highest reported performance.

[1]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[2]  T. Veerarajan.  Probability, statistics and random processes / T. Veerarajan , 2003 .

[3]  Hong Wang,et al.  Joint Virtual Probe: Joint exploration of multiple test items' spatial patterns for efficient silicon characterization and test prediction , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  A. Leon-Garcia,et al.  Probability, statistics, and random processes for electrical engineering , 2008 .

[5]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[6]  Thomas J. Chaney,et al.  Q-Modules: Internally Clocked Delay-Insensitive Modules , 1988, IEEE Trans. Computers.

[7]  David Blaauw,et al.  Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction , 2013, IEEE Journal of Solid-State Circuits.

[8]  Peter A. Beerel,et al.  TDTB error detecting latches: Timing violation sensitivity analysis and optimization , 2015, Sixteenth International Symposium on Quality Electronic Design.

[9]  Trevor Mudge,et al.  Razor: a low-power pipeline based on circuit-level timing speculation , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[10]  Kwen-Siong Chong,et al.  An ultra-low power asynchronous quasi-delay-insensitive (QDI) sub-threshold memory with bit-interleaving and completion detection , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[11]  Peter A. Beerel,et al.  Stochastic analysis of Bubble Razor , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Ran Ginosar,et al.  An on-chip metastability measurement circuit to characterize synchronization behavior in 65nm , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[13]  Daniel Marcos Chapiro,et al.  Globally-asynchronous locally-synchronous systems , 1985 .

[14]  Alexandre Yakovlev,et al.  Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[15]  S. Schwartz,et al.  On the distribution function and moments of power sums with log-normal components , 1982, The Bell System Technical Journal.

[16]  K.A. Bowman,et al.  Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[17]  Jian Liu,et al.  Soft MOUSETRAP: A Bundled-Data Asynchronous Pipeline Scheme Tolerant to Random Variations at Ultra-Low Supply Voltages , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[18]  Luciano Lavagno,et al.  Metastability in Better-Than-Worst-Case Designs , 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems.

[19]  Luciano Lavagno,et al.  Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Sunil P. Khatri,et al.  A PLA based asynchronous micropipelining approach for subthreshold circuit design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[21]  Marcos Ferretti,et al.  SINGLE-TRACK ASYNCHRONOUS PIPELINE TEMPLATE , 2004 .

[22]  David Blaauw,et al.  Process variation in near-threshold wide SIMD architectures , 2012, DAC Design Automation Conference 2012.

[23]  Melvin A. Breuer,et al.  Blade -- A Timing Violation Resilient Asynchronous Template , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.

[24]  Kaushik Roy,et al.  Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation , 2010, IEEE Journal of Solid-State Circuits.

[25]  Clark Foley.  Characterizing metastability , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[26]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.