Suppression of Dynamic On-Resistance Increase and Gate Charge Measurements in High-Voltage GaN-HEMTs With Optimized Field-Plate Structure

The dynamic on-resistance increase associated with the current collapse phenomena in high-voltage GaN high-electron-mobility transistors (HEMTs) has been suppressed by employing an optimized field-plate (FP) structure. The fabricated GaN-HEMTs of 600 V/4.7 A and 940 V/4.4 A for power-electronics applications employ a dual-FP structure consisting of a short-gate FP underneath a long-source FP. The measured on-resistance shows minimal increase during high-voltage switching due to increased electric-field uniformity between the gate and drain as a result of using the dual FP. The gate-drain charge Q gd for the fabricated devices has also been measured to provide a basis for discussion of the ability of high-speed switching operation. Although Q gd /A (A: active device area) was almost the same as that of the conventional Si-power MOSFETs, R on A was dramatically reduced to about a seventh of the reported 600-V Si-MOSFET value. Therefore, R on Q gd for 600-V device was reduced to 0.32 OmeganC, which was approximately a sixth of that for the Si-power MOSFETs. The high-voltage GaN-HEMTs have significant advantages over silicon-power MOSFETs in terms of both the reduced on-resistance and the high-speed switching capability.

[1]  I. Omura,et al.  A 15.5mΩcm2-680V Superjunction MOSFET Reduced On-Resistance by Lateral Pitch Narrowing , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.

[2]  S. Yoshida,et al.  High Temperature Operation AlGaN/GaN HFET with a low on-state resistance, a high breakdown voltage and a fast switching capacity , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.

[3]  I. Omura,et al.  380v/1.9A GaN power-HEMT: current collapse phenomena under high applied voltage and demonstration of 27.1 MHz class-E amplifier , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4]  K. Matsunaga,et al.  Novel AlGaN/GaN dual-field-plate FET with high gain, increased linearity and stability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[5]  Y. Uemoto,et al.  AlGaN/GaN power HFET on silicon substrate with source-via grounding (SVG) structure , 2005, IEEE Transactions on Electron Devices.

[6]  U. Mishra,et al.  Switching characteristics of high-breakdown voltage AlGaN/GaN HEMTs , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[7]  I. Omura,et al.  Design optimization of high breakdown voltage AlGaN-GaN power HEMT on an insulating substrate for R/sub ON/A-V/sub B/ tradeoff characteristics , 2005, IEEE Transactions on Electron Devices.

[8]  Ichiro Omura,et al.  Theoretical limit estimation of lateral wide band-gap semiconductor power-switching device , 2004 .

[9]  Nobuo Kaneko,et al.  AlGaN/GaN Heterostructure Field-Effect Transistors (HFETs) on Si Substrates for Large-Current Operation , 2004 .

[10]  A. Chini,et al.  High breakdown voltage AlGaN-GaN HEMTs achieved by multiple field plates , 2004, IEEE Electron Device Letters.

[11]  U. Mishra,et al.  AlGaN/GaN HEMTs-an overview of device operation and applications , 2002, Proc. IEEE.

[12]  E.A. Hijzen,et al.  Switching performance of low-voltage N-channel trench MOSFETs , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.

[13]  U.K. Mishra,et al.  Effects of surface traps on breakdown voltage and switching speed of GaN power switching HEMTs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[14]  Shreepad Karmalkar,et al.  Very high voltage AlGaN/GaN high electron mobility transistors using a field plate deposited on a stepped insulator , 2001 .

[15]  T. Fujihira,et al.  High-voltage power MOSFETs reached almost to the silicon limit , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[16]  D. Kinzer,et al.  Integrated design environment for DC/DC converter FET optimization , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).