Exact algorithms for output encoding, state assignment, and four-level Boolean minimization
暂无分享,去创建一个
[1] Gabriele Saucier,et al. ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Michel Dagenais,et al. McBOOLE: A New Procedure for Exact Logic Minimization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Daniel L. Ostapko,et al. MINI: A Heuristic Approach for Logic Minimization , 1974, IBM J. Res. Dev..
[4] Pierre L. Tison,et al. Generalization of Consensus Theory and Application to the Minimization of Boolean Functions , 1967, IEEE Trans. Electron. Comput..
[5] Gary D. Hachtel,et al. BOLD: The Boulder Optimal Logic Design system , 1989, [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track.
[6] G. De Micheli. Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Tsutomu Sasao. Application of multiple-valued logic to a serial decomposition of PLAs , 1989, Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic.
[8] Maciej Ciesielski,et al. On the relationship between input encoding and logic minimization , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.
[9] Alberto L. Sangiovanni-Vincentelli,et al. MUSTANG: state assignment of finite state machines targeting multilevel logic implementations , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Alberto Sangiovanni-Vincentelli,et al. Boolean decomposition in multilevel logic optimization , 1989 .
[11] Robert K. Brayton,et al. Optimal State Assignment for Finite State Machines , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Kurt Keutzer,et al. A kernel-finding state assignment algorithm for multi-level logic , 1988, DAC '88.
[13] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Richard Edwin Stearns,et al. Some Dangers in State Reduction of Sequential Machines , 1962, Inf. Control..
[15] Alexander Saldanha,et al. PLA optimization using output encoding , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[16] Douglas B. Armstrong,et al. A Programmed Algorithm for Assigning Internal Codes to Sequential Machines , 1962, IRE Trans. Electron. Comput..
[17] Alan J. Coppola. An Implementation of a State Assignment Heuristic , 1986, DAC 1986.
[18] Alberto L. Sangiovanni-Vincentelli,et al. Boolean decomposition in multi-level logic optimization , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[19] Edward J. McCluskey,et al. The Coding of Internal States of Sequential Circuits , 1964, IEEE Trans. Electron. Comput..
[20] Alberto L. Sangiovanni-Vincentelli,et al. Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] Eugene L. Lawler,et al. An Approach to Multilevel Boolean Minimization , 1964, JACM.
[22] Hwa C. Torng,et al. An Algorithm for Finding Secondary Assignments of Synchronous Sequential Circuits , 1968, IEEE Transactions on Computers.
[23] E. McCluskey. Minimization of Boolean functions , 1956 .