A Configurable FIR Filter Scheme based on an Adaptive Multilayer Network Structure

In this paper, we present a design technique of configurable FIR filter architecture based on neural network like (multilayer network) structure. This architecture is a generalization of the configurable adaptive FIR filters and can be implemented on an FPGA. The design is based on a combination of pipelining and folding schemes at the multiplication-addition component level, network cell level, and network layer level. The proposed configurable multilayer network technique can reduce latency and hardware requirements while increasing the throughput of the filter. The weighted input connections, the network cells, and the number of network layers are configurable to fit filter design requirements. The configurable pipelining/folding scheme and the parameter setting characterize the proposed FIR filter architecture, FPGA space, and operation timing requirements. The configurable architecture is compared with several traditional FIR filter structures regarding hardware and time complexity. The potential applications of the proposed architecture are also discussed with respect to traditional adaptive FIR filter performance.

[1]  R. Klemm Principles of Space-Time Adaptive Processing , 2002 .

[2]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[3]  Tzi-Dar Chiueh,et al.  A Low-Power Digit-Based Reconfigurable FIR Filter , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Shoji Makino,et al.  The past, present and future of audio signal processing , 1997, IEEE Signal Process. Mag..

[5]  Daniel Seidner Optimal FIR filters with almost linear phase , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[6]  Simon Haykin,et al.  Neural Networks: A Comprehensive Foundation , 1998 .

[7]  S. K. Nandy,et al.  Reconfigurable Filter Coprocessor Architecture for DSP Applications , 2000, J. VLSI Signal Process..

[8]  R. Ewing,et al.  A Sensory Learning Scheme for Adaptable Mobile Agents , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[9]  A. A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback , 2005 .

[10]  Zhan Yu,et al.  Design of optimal hybrid form FIR filter , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  F. Taylor An analysis of the distributed arithmetic digital filter , 1986, IEEE Trans. Acoust. Speech Signal Process..

[12]  David G. Chinnery,et al.  Achieving 550 MHz in an ASIC methodology , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[13]  Ali H. Sayed,et al.  Fundamentals Of Adaptive Filtering , 2003 .

[14]  Vijay K. Madisetti,et al.  The Digital Signal Processing Handbook , 1997 .

[15]  Christos A. Papachristou,et al.  Self-Configurable Neural Network Processor for FIR Filter Applications , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[16]  Jim Tørresen,et al.  Implementing evolution of FIR-filters efficiently in an FPGA , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[17]  Paraskevas Kalivas,et al.  Pipelined array-based FIR filter folding , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Chong Ho Lee,et al.  A reconfigurable FIR filter design using dynamic partial reconfiguration , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[19]  P. Sirisuk,et al.  Implementation of switched-current FIR filter using distributed arithmetic technique: exploitation of digital concept in analogue domain , 2004, IEEE International Symposium on Communications and Information Technology, 2004. ISCIT 2004..

[20]  Keshab K. Parhi,et al.  Further complexity reduction of parallel FIR filters , 2005, 2005 IEEE International Symposium on Circuits and Systems.