Increasingly, circuit models of biology are being used to improve performance in engineering systems. For example, silicon-cochlea-like models have led to improved speech recognition in noise and low-power cochlear-implant processors for the deaf. A promising approach to improve the naturalness of synthetic speech is to exploit bio-inspired models of speech production with low bit-rate control parameters. In this work, we present the first experimental integrated-circuit vocal tract by mapping fluid volume velocity to current, fluid pressure to voltage, and linear and nonlinear mechanical impedances to linear and nonlinear electrical impedances. The 275µW analog vocal tract chip can be used with auditory processors in a feedback speech locked loop to implement speech recognition that is potentially robust in noise. Our use of a physiological model of the human vocal tract enables the analog vocal tract chip to synthesize speech signals of interest, using articulatory parameters that are intrinsically compact and linearly interpolatable. Previous attempts that take advantage of the powerful analysis-by-synthesis method employed computationally expensive approaches to articulatory synthesis using digital computation. Our strategy uses an analog vocal tract to drastically reduce power consumption, enables real-time performance and could be useful in portable speech processing systems of moderate complexity, e.g., in cell phones, digital assistants and bionic speech-prosthesis systems. (Copies available exclusively from MIT Libraries, Rm. 14-0551, Cambridge, MA 02139-4307. Ph. 617-253-5668; Fax 617-253-1690.)
[1]
Rahul Sarpeshkar,et al.
Scalable Hybrid Computation with Spikes
,
2002,
Neural Computation.
[2]
Rahul Sarpeshkar,et al.
An ultra-low-power programmable analog bionic ear processor
,
2005,
IEEE Transactions on Biomedical Engineering.
[3]
Rahul Sarpeshkar,et al.
An FFT-Based Companding Front End for Noise-Robust Automatic Speech Recognition
,
2007,
EURASIP J. Audio Speech Music. Process..
[4]
R. Sarpeshkar,et al.
An analog bionic ear processor with zero-crossing detection
,
2005,
ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[5]
K. Stevens,et al.
Reduction of Speech Spectra by Analysis‐by‐Synthesis Techniques
,
1961
.
[6]
J. Flanagan.
Speech Analysis, Synthesis and Perception
,
1971
.
[7]
J. Laidlaw,et al.
ANATOMY OF THE HUMAN BODY
,
1967,
The Ulster Medical Journal.
[8]
F. Serra-Graells,et al.
A true 1V CMOS log-domain analog hearing-aid-on-a-chip
,
2001,
Proceedings of the 27th European Solid-State Circuits Conference.