15-GHz fully integrated nMOS switches in a 0.13-μm CMOS process

Two fully integrated nMOS switches have been demonstrated at 15 GHz in a 0.13-/spl mu/m CMOS foundry process. One incorporates on-chip LC impedance transformation networks (ITNs) while the second one does not. The switches with and without ITNs achieve the same 1.8-dB insertion loss at 15 GHz, but 21.5 and 15 dBm input P/sub 1dB/, respectively. The degradation of insertion loss due to use of ITNs is compensated by reducing the mismatch loss caused by the bond pad parasitics. The switch without ITNs is suitable for 3.1-10.6 GHz ultra-wide-band (UWB) applications. The switch with ITNs has /spl sim/5 dB worse isolation than the switch without. The difference is due to the larger transistor size of the switch with ITNs, which introduces lower parasitic impedance path between Tx/Rx ports and antenna port.

[1]  C. Kermarrec,et al.  A double-polysilicon self-aligned npn bipolar process (ADRF) with optional NMOS transistors for RF and microwave applications , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[2]  J. Colvin,et al.  Effects of substrate resistances on LNA performance and a bondpad structure for reducing the effects in a silicon bipolar technology , 1999 .

[3]  Feng-Jung Huang,et al.  A 900-MHz T/R switch with a 0.8-dB insertion loss implemented in a 0.5-/spl mu/m CMOS process , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[4]  Feng-Jung Huang,et al.  A 2.4-GHz single-pole double-throw T/R switch with 0.8-dB insertion loss implemented in a CMOS process , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[5]  W. Foley,et al.  CMOS components for 802.11b wireless LAN applications , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[6]  S.S. Wong,et al.  An integrated 5.2GHz CMOS T/R switch with LC-tuned substrate bias , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  T.J. Yeh,et al.  Broadband small-signal model and parameter extraction for deep sub-micron MOSFETs valid up to 110 GHz , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[8]  Zhenbiao Li,et al.  5.8-GHz CMOS T/R switches with high and low substrate resistances in a 0.18-μm CMOS process , 2003 .

[9]  C. Liss,et al.  An RF CMOS transmitter integrating a power amplifier and a transmit/receive switch for 802.11b wireless local area network applications , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[10]  N. Suematsu,et al.  21.5-dBm power-handling 5-GHz transmit/receive CMOS switch realized by voltage division effect of stacked transistor configuration with depletion-layer-extended transistors (DETs) , 2004, IEEE Journal of Solid-State Circuits.

[11]  B.A. Bloechel,et al.  64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  K. O. Kenneth,et al.  Single-pole double-throw CMOS switches for 900-MHz and 2.4-GHz applications on p-silicon substrates , 2004, IEEE J. Solid State Circuits.

[13]  S.S. Wong,et al.  Integrated CMOS transmit-receive switch using LC-tuned substrate bias for 2.4-GHz and 5.2-GHz applications , 2004, IEEE Journal of Solid-State Circuits.

[14]  K.K. O,et al.  A 15-GHz integrated CMOS switch with 21.5-dBm IP/sub 1dB/ and 1.8-dB insertion loss , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[15]  F. Ellinger.  26-42 GHz SOI CMOS low noise amplifier , 2004, IEEE Journal of Solid-State Circuits.