Experimental determination of the channel backscattering coefficient on 10–70 nm-metal-gate Double-Gate transistors

Abstract With the constant reduction of the transistor dimensions, new transport mechanisms in the conduction channels must be taken into account, as the quasi-ballistic transport. To realize how close to the ballistic limit a nanoFET operates, calculating the ratio of the mean-free-path to the critical length at the top of the source-to-channel barrier becomes an interesting investigation. After an introduction concerning the ballistic transport into the current devices, we will present the electrically characterized architectures and the methodology used to extract the backscattering coefficient ( r SAT ) for different gate lengths (10, 20 and 70 nm) and with temperatures ranging from 100 K to 290 K. We found that although the gate length is very small, the Double-Gate MOSFETs (DGMOSFETs) are not so close to the ballistic frontier ( r SAT  = 0).

[1]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.

[2]  Kenji Natori,et al.  Scaling Limit of the MOS Transistor--A Ballistic MOSFET-- , 2001 .

[3]  S. Datta,et al.  Performance limits of silicon MOSFET's , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[4]  Sylvain Maitrejean,et al.  Planar Double Gate CMOS transistors with 40nm metal gate for multipurpose applications , 2004 .

[5]  M. Vinet,et al.  Experimental evaluation of gate architecture influence on DG SOI MOSFETs performance , 2005, IEEE Transactions on Electron Devices.

[6]  D. Antoniadis,et al.  On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit? , 2001, IEEE Electron Device Letters.

[7]  Mark S. Lundstrom Elementary scattering theory of the Si MOSFET , 1997, IEEE Electron Device Letters.

[8]  Chih-Sheng Chang,et al.  Temperature dependent channel backscattering coefficients in nanoscale MOSFETs , 2002, Digest. International Electron Devices Meeting,.

[9]  J. Autran,et al.  Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOI devices , 2003 .

[10]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[11]  Chi-Wang Shu,et al.  Simulating Quasi-ballistic Transport in Si Nanotransistors , 2001, VLSI Design.

[12]  W. Shockley,et al.  Diffusion and Drift of Minority Carriers in Semiconductors for Comparable Capture and Scattering Mean Free Paths , 1962 .

[13]  Gerard Ghibaudo,et al.  New method for the extraction of MOSFET parameters , 1988 .