High-speed sensing techniques for ultrahigh-speed SRAMs

Two high-speed sensing techniques suitable for ultrahigh-speed SRAMs are proposed. These techniques can reduce a 64-kb SRAM access time to 71 approximately 89% of that of conventional high-speed bipolar SRAMs. The techniques use a small CMOS memory cell instead of the bipolar memory cell that has often been used in conventional bipolar SRAMs for cache and control memories of mainframe computers. Therefore, the memory cell size can also be reduced to 26 approximately 43% of that of conventional cells. A 64-kb SRAM fabricated with one of the sensing techniques using 0.5- mu m BiCMOS technology achieved a 1.5-ns access time with a 78- mu m/sup 2/ memory cell size. The techniques are especially useful in the development of both ultrahigh-speed and high-density SRAMs, which have been used as cache and control memories of mainframe computers. >

[1]  Kunihiko Yamaguchi,et al.  4–kbit bipolar RAM with on–chip address latch function , 1987 .

[2]  Hiep V. Tran,et al.  An 8ns Battery Back-Up Submicron Bicmos 256k Ecl Sram , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[3]  J. Yamada,et al.  Fast-access BiCMOS SRAM architecture with a VSS generator , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[4]  Kenichi Ohhata,et al.  An experimental soft-error immune 64-Kb 3 ns ECL bipolar RAM , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.

[5]  Y. Maki,et al.  A 6.5 ns 1 Mb BiCMOS ECL SRAM , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[6]  Yuen Chan,et al.  A 3ns 32K bipolar RAM , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Kunihiko Yamaguchi,et al.  An experimental soft-error-immune 64-kbit 3-ns ECL bipolar RAM , 1989 .

[8]  R. L. Franch,et al.  A 6.2 ns 64Kb CMOS RAM with ECL interfaces , 1988, Symposium 1988 on VLSI Circuits.

[9]  Satoru Isomura,et al.  A 36 kb/2 ns RAM with 1 kG/100 ps logic gate array , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[10]  Makoto Suzuki,et al.  A 3.5 ns, 500 mW 16 kb BiCMOS ECL RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[11]  Youji Idei,et al.  A 1.5ns, 64kb ECL-CMOS SRAM , 1991, 1991 Symposium on VLSI Circuits.

[12]  Stanley E. Schuster,et al.  A 128k 6.5 ns access/5 ns cycle CMOS ECL static RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[13]  Y. Ito,et al.  A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[14]  K. Nakamura,et al.  A 5 ns 1 Mb ECL BiCMOS SRAM , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[15]  Katsuhiko Sato,et al.  An 8 ns 1 Mb ECL BiCMOS SRAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[16]  Makoto Suzuki,et al.  A 7ns/350mW 64K ECL compatible RAM , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[17]  Masanori Odaka,et al.  A 512 kb/5 ns BiCMOS RAM with 1 kG/150 ps logic gate array , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[18]  Rajiv V. Joshi,et al.  A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.