IBM's S/390 G5 microprocessor design

The IBM S/390 G5 microprocessor in IBM's newest CMOS mainframe system provides more than twice the performance of the previous generation, the G4. The G5 system offers improved reliability and availability, along with new architectural features such as support for IEEE floating-point arithmetic and a redesigned L2 cache and processor interconnect. The G5 system implements the ESA/390 instruction-set architecture, which is based on and compatible with the original S/360 architecture. Therefore, it has no RISC (reduced-instruction-set computing) concepts and is one of the most complex of all CISC (complex-instruction-set computing) architectures. Designers had to meet a unique set of challenges to achieve the G5's level of performance-for example, achieving a very high frequency given the complexity of the architecture.

[1]  John S. Liptay,et al.  A high-frequency custom CMOS S/390 microprocessor , 1997, IBM J. Res. Dev..

[2]  Gregory A. Northrop,et al.  Deep submicron design techniques for the 500 MHz IBM S/390 G5 custom microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[3]  L. Liu,et al.  Early resolution of address translation in cache design , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Ching-Te Chuang,et al.  A 400 MHz S/390 microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[5]  Gururaj S. Rao,et al.  IBM S/390 Parallel Enterprise Servers G3 and G4 , 1997, IBM J. Res. Dev..

[6]  Christopher A. Krygowski,et al.  The S/390 G5 floating point unit supporting hex and binary architectures , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[7]  Thomas J. McPherson,et al.  CMOS floating-point unit for the S/390 Parallel Enterprise Server G4 , 1997, IBM J. Res. Dev..