An integrated CAD system for algorithm-specific IC design

LAGER is an integrated computer-aided design system for algorithm-specific integrated circuit design, targeted at applications such as speech processing, image processing, telecommunications, and robot control. LAGER provides user interfaces at behavioral, structural, and physical levels and allows easy integration of novel CAD tools. LAGER consists of a behavioral mapper and a silicon assembler. The behavioral mapper maps the behavior onto a parameterized structure to produce microcode and parameter values. The silicon assembler then translates the filled-out structural description into a physical layout, and, with the aid of simulation tools, the user can fine tune the data path by iterating this process. The silicon assembler can also be used without the behavioral mapper for high-sample-rate applications. A number of algorithm-specific ICs designed with LAGER have been fabricated and tested, and as examples, a robot arm controller chip and a real-time image segmentation chip are described. >

[1]  Edsger W. Dijkstra,et al.  A note on two problems in connexion with graphs , 1959, Numerische Mathematik.

[2]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[3]  Gerhard Zimmermann.  The Mimola Design System a Computer Aided Digital Processor Design Method , 1979, 16th Design Automation Conference.

[4]  Mario Barbacci,et al.  Instruction set processor specifications (ISPS): The notation and its applications , 1981, IEEE Transactions on Computers.

[5]  Jack Sklansky,et al.  Pattern Classifiers and Trainable Machines , 1981 .

[6]  Bruce D. Shriver,et al.  Microcode compaction: looking backward and looking forward , 1981, AFIPS '81.

[7]  Donald E. Thomas,et al.  Automatic Data Path Synthesis , 1983, Computer.

[8]  Larry J. Stockmeyer,et al.  Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..

[9]  Neil W. Bergmann,et al.  A Case Study of the F.I.R.S.T. Silicon Compiler , 1983 .

[10]  Jay R. Southard,et al.  MacPitts: An Approach to Silicon Compilation , 1983, Computer.

[11]  Jan M. Rabaey,et al.  An Integrated Automated Layout Generation System for DSP Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Mehdi Hatamian,et al.  A real-time two-dimensional moment generating algorithm and its single chip implementation , 1986, IEEE Trans. Acoust. Speech Signal Process..

[13]  Daniel P. Siewiorek,et al.  Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  G. Goossens,et al.  Custom design of a VLSI PCM-FDM transmultiplexer from system specifications to circuit layout using a computer-aided design system , 1986 .

[15]  Albert Benveniste,et al.  Signal-A data flow-oriented language for signal processing , 1986, IEEE Trans. Acoust. Speech Signal Process..

[16]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Howard Trickey,et al.  Flamel: A High-Level Hardware Compiler , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  R. W. Brodersen,et al.  Architectures and design techniques for real-time image-processing IC's , 1987 .

[20]  Robert W. Brodersen,et al.  Application of silicon compilation techniques to a robot controller design , 1988 .

[21]  Alice C. Parker,et al.  Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Paul N. Hilfinger,et al.  Lazy Data Routing And Greedy Scheduling For Application-specific Signal Processors , 1988, [1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21.

[23]  Robert W. Brodersen,et al.  Automatic generation of a custom digital signal processor for an adaptive robot arm controller , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[24]  K. Rimey,et al.  Lazy data routing and greedy scheduling for application-specific signal processors , 1988, MICRO 1988.

[25]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Miodrag Potkonjak,et al.  HYPER: an interactive synthesis environment for high performance real time applications , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[27]  Paul Hilfinger,et al.  A Compiler for Application-Specific Signal Processors , 1989 .

[28]  Jan M. Rabaey,et al.  A VLSI wordprocessing subsystem for a real time large vocabulary continuous speech recognition system , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[29]  Srinivas Devadas,et al.  Algorithms for hardware allocation in data path synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Mohamed I. Elmasry,et al.  Architectural synthesis for DSP silicon compilers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Mark Horowitz,et al.  IRSIM: An Incremental MOS Switch-Level Simulator , 1989, 26th ACM/IEEE Design Automation Conference.

[32]  C. Chien,et al.  FIRGEN: a CAD system for automatic layout generation of high-performance FIR filter , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[33]  Robert W. Brodersen,et al.  A fully-asynchronous digital signal processor using self-timed circuits , 1990 .