Don't cares based dynamic test vector compaction in SAT-ATPG
暂无分享,去创建一个
Ashraf Salem | Mohamed Dessouky | Mona Safar | Kareem Habib | M. Dessouky | A. Salem | K. Habib | M. Safar
[1] J. Paul Roth,et al. Diagnosis of automata failures: a calculus and a method , 1966 .
[2] Prabhakar Goel,et al. An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.
[3] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[4] Tracy Larrabee,et al. Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Bozena Kaminska,et al. A new dynamic test vector compaction for automatic test pattern generation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Robert K. Brayton,et al. Combinational test generation using satisfiability , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] P. Tafertshofer,et al. A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists , 1997, ICCAD 1997.
[8] Paul Tafertshofer,et al. SAT based ATPG using fast justification and propagation in the implication graph , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[9] Rolf Drechsler,et al. PASSAT: efficient SAT-based test pattern generation for industrial circuits , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[10] Rolf Drechsler,et al. Efficiency of Multi-Valued Encoding in SAT-based ATPG , 2006, 36th International Symposium on Multiple-Valued Logic (ISMVL'06).
[11] Sudhakar M. Reddy,et al. TIGUAN: Thread-Parallel Integrated Test Pattern Generator Utilizing Satisfiability ANalysis , 2009, 2009 22nd International Conference on VLSI Design.
[12] Sudhakar M. Reddy,et al. Dynamic Compaction in SAT-Based ATPG , 2009, 2009 Asian Test Symposium.
[13] Joao Marques-Silva,et al. TG-Pro: A SAT-based ATPG System , 2012, J. Satisf. Boolean Model. Comput..
[14] Rolf Drechsler,et al. A new SAT-based ATPG for generating highly compacted test sets , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).
[15] Robert Wille,et al. PASSAT 2.0: A multi-functional SAT-based testing framework , 2013, 2013 14th Latin American Test Workshop - LATW.
[16] Armin Biere. Lingeling, Plingeling and Treengeling Entering the SAT Competition 2013 , 2013 .
[17] Robert Wille,et al. Improved SAT-based ATPG: More constraints, better compaction , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[18] Sabrina Hirsch,et al. Logic Minimization Algorithms For Vlsi Synthesis , 2016 .