Low-Power Single-Ended SAR ADC Using Symmetrical DAC Switching for Image Sensors With Passive CDS and PGA Technique

An integrated, power-saving SAR analog-to-digital converter suitable for image sensor applications is presented in this paper. In comparison with previous works, the proposed, build-in passive correlated double sampling (CDS) and programmable gain amplifying (PGA) technique is superior in power, as it achieves correlated noise cancellation and signal amplification without additional OTAs. Furthermore, inspite of a single-ended signal from the image sensor array, single-ended-to-differential sampling is used to enable symmetrical DAC switching. The adopted LSB-first algorithm, utilizing the strong correlation between neighboring pixels, significantly reduces the energy and number of bitcycles per conversion. Additionally, a comparator with four inputs is adopted to keep the DAC array unchanged, avoiding power consumption from the operation of the initial guess for next quantization. Fabricated using a 65-nm process, the 10-bit ADC occupies a die area of 0.19 mm2. The measured DNL and INL are less than +0.68/−0.45 LSB and +1.07/−1.15 LSB, respectively. Operating at 40 MS/s, the ADC provides an SNDR of 55.7 dB and SFDR of 70.9 dB for signal bandwidths of 17.2876 MHz and consumes $415.2~\mu \text{W}$ from a 1.2-V power supply, resulting in a figure of merit of 21.7 fJ/conversion-step. Additionally, the CDS and PGA functionality are verified to be effective in removing reset level influence and providing gains of −6 dB, 0 dB, and 6 dB.

[1]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[2]  Atsushi Suzuki,et al.  6.1 A 1/1.7-inch 20Mpixel Back-illuminated stacked CMOS image sensor for new imaging applications , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  M.F. Snoeij,et al.  Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.

[4]  S. Watanabe,et al.  A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  K. Nishio,et al.  A CMOS analog front-end chip-set for mega pixel camcorders , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6]  Minho Kwon,et al.  A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta \Sigma$ ADC Architecture , 2011, IEEE Journal of Solid-State Circuits.

[7]  Muto Takashi,et al.  An APS-H-Size 250Mpixel CMOS Image Sensor Using Column Single-Slope ADCs with Dual-Gain Amplifiers , 2016 .

[8]  Amine Bermak,et al.  A Column-Parallel Inverter-Based Cyclic ADC for CMOS Image Sensor With Capacitance and Clock Scaling , 2016, IEEE Transactions on Electron Devices.

[9]  Amine Bermak,et al.  A 12 pJ/Pixel Analog-to-Information Converter Based 816 × 640 Pixel CMOS Image Sensor , 2014, IEEE Journal of Solid-State Circuits.

[10]  Amine Bermak,et al.  A 64 fJ/step 9-bit SAR ADC Array With Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Daisuke Yoshida,et al.  6.4 An APS-H-Size 250Mpixel CMOS image sensor using column single-slope ADCs with dual-gain amplifiers , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[12]  Rui Paulo Martins,et al.  Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Qiang Li,et al.  A 160mV 670nW 8-bit SAR ADC in 0.13μm CMOS , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[14]  Amine Bermak,et al.  Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme , 2013, IEEE Transactions on Electron Devices.

[15]  George Jie Yuan,et al.  A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision , 2014, IEEE Journal of Solid-State Circuits.

[16]  Anantha Chandrakasan,et al.  A 10 bit SAR ADC With Data-Dependent Energy Reduction Using LSB-First Successive Approximation , 2014, IEEE Journal of Solid-State Circuits.

[17]  Christian Enz,et al.  A Sub-0.5 Electron Read Noise VGA Image Sensor in a Standard CMOS Process , 2016, IEEE Journal of Solid-State Circuits.

[18]  Franco Maloberti,et al.  Split-SAR ADCs: Improved Linearity With Power and Speed Optimization , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Shoushun Chen,et al.  A Two-Step Prediction ADC Architecture for Integrated Low Power Image Sensors , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Jae-Won Nam,et al.  An Embedded Passive Gain Technique for Asynchronous SAR ADC Achieving 10.2 ENOB 1.36-mW at 95-MS/s in 65 nm CMOS , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Oh-Kyong Kwon,et al.  A Low-Power CMOS Image Sensor With Area-Efficient 14-bit Two-Step SA ADCs Using Pseudomultiple Sampling Method , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Seong-Kwan Hong,et al.  An Area-Efficient and Low-Power 12-b SAR/Single-Slope ADC Without Calibration Method for CMOS Image Sensors , 2016, IEEE Transactions on Electron Devices.

[23]  Yintang Yang,et al.  CDS circuit with 0 to 18 dB, 9-bit VGA functionality , 2014 .

[24]  Amine Bermak,et al.  A Low-Power Pilot-DAC Based Column Parallel 8b SAR ADC With Forward Error Correction for CMOS Image Sensors , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  George Jie Yuan,et al.  Digitally Calibrated 768-kS/s 10-b Minimum-Size SAR ADC Array With Dithering , 2012, IEEE Journal of Solid-State Circuits.

[26]  Fukashi Morishita,et al.  A 3.7 M-Pixel 1300-fps CMOS Image Sensor With 5.0 G-Pixel/s High-Speed Readout Circuit , 2015, IEEE Journal of Solid-State Circuits.

[27]  S. Watanabe,et al.  A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change , 2006, IEEE Journal of Solid-State Circuits.

[28]  Shoji Kawahito,et al.  A 10 ps Time-Resolution CMOS Image Sensor With Two-Tap True-CDS Lock-In Pixels for Fluorescence Lifetime Imaging , 2016, IEEE Journal of Solid-State Circuits.

[29]  S. Ho,et al.  An integrated 12 bit analog front end for CCD based image processing applications , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[30]  Seong-Kwan Hong,et al.  A Low-Noise and Area-Efficient PWM- $\Delta \Sigma $ ADC Using a Single-Slope Quantizer for CMOS Image Sensors , 2016, IEEE Transactions on Electron Devices.

[31]  Jong-Ho Park,et al.  A Delta-Readout Scheme for Low-Power CMOS Image Sensors With Multi-Column-Parallel SAR ADCs , 2016, IEEE Journal of Solid-State Circuits.

[32]  H. Ohtake,et al.  A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters , 2012, IEEE Transactions on Electron Devices.

[33]  K. Nakamura,et al.  A 14b 74MS/s CMOS AFE for True High-Definition Camcorders , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[34]  Byung-Geun Lee,et al.  A Low-Power Incremental Delta–Sigma ADC for CMOS Image Sensors , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[35]  Suzuki Atsushi,et al.  A 1/1.7-inch 20Mpixel Back-illuminated Stacked CMOS Image Sensor for New Imaging Applications , 2015 .

[36]  Gunhee Han,et al.  A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs , 2009 .

[37]  Jinwoo Kim,et al.  High frame rate VGA CMOS image sensor using two-step single slope ADCs , 2016, 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).