Computer Arithmetic: Principles, Architectures, and VLSI Design

[1]  Otto Spaniol.  Computer arithmetic , 1981 .

[2]  Lambert Spaanenburg,et al.  PROCEEDINGS OF THE 12TH SYMPOSIUM ON COMPUTER ARITHMETIC , 1995 .

[3]  Reto Zimmermann,et al.  Binary adder architectures for cell-based VLSI and their synthesis , 1997 .

[4]  Akhilesh Tyagi,et al.  A Reduced-Area Scheme for Carry-Select Adders , 1993, IEEE Trans. Computers.

[5]  Tack-Don Han,et al.  Fast area-efficient VLSI adders , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[6]  Jordi Cortadella,et al.  Evaluation of A + B = K Conditions Without Carry Propagation , 1992, IEEE Trans. Computers.

[7]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[8]  D. N. Jayasimha,et al.  Programmable modulo-K counters , 1996 .

[9]  Alessandro De Gloria,et al.  Statistical Carry Lookahead Adders , 1996, IEEE Trans. Computers.

[10]  John V. McCanny,et al.  Fast VLSI algorithms for division and square root , 1994, J. VLSI Signal Process..

[11]  K. C. Chang.  Digital Design and Modeling with VHDL and Synthesis , 1997 .

[12]  Reto Zimmermann.  VHDL Library of Arithmetic Units , 1998 .

[13]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[14]  Graham A. Jullien,et al.  A New Design Technique for Column Compression Multipliers , 1995, IEEE Trans. Computers.

[15]  C. Choy,et al.  IEEE Transactions on Computers, Vol. 51 , 2001 .

[16]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[17]  Jean-Michel Muller,et al.  Elementary Functions: Algorithms and Implementation , 1997 .

[18]  W. Neville.  Composite Arithmetic: Proposal for a New Standard , 1997 .

[19]  K. Mashiko,et al.  An 8.8-ns 54/spl times/54-bit multiplier with high speed redundant binary architecture , 1996 .

[20]  Burton M. Leary,et al.  A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[22]  Joseph J. F. Cavanagh.  Digital Computer Arithmetic: Design And Implementation , 1984 .

[23]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .