A power-efficient 4-2 Adder Compressor topology

The addition is the most used arithmetic operation in Digital Signal Processing (DSP) algorithms, such as filters, transforms and predictions. These algorithms are increasingly present in audio and video processing of battery-powered mobile devices having, therefore, energy constraints. In the context of addition operation, the efficient 4-2 adder compressor is capable to performs four additions simultaneously. This higher order of parallelism reduces the critical path and the internal glitching, thus reducing mainly the dynamic power dissipation. This work proposes two CMOS+ gate-based topologies to further reduce the power, area and delay of the 4-2 adder compressor. The proposed CMOS+ 4-2 adder compressor circuits topologies were implemented with Cadence Virtuoso tool at 45 nm technology and simulated in both electric and layout levels. The results show that a proper choice of gates in 4-2 adder compressor realization can reduce the power, delay and area about 22.41%, 32.45% and 7.4%, respectively, when compared with the literature.

[1]  Eduardo A. C. da Costa,et al.  Power-efficient sum of absolute differences architecture using adder compressors , 2016, 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[2]  Chip-Hong Chang,et al.  Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Sergio Bampi,et al.  Enhancing a HEVC interpolation filter hardware architecture with efficient adder compressors , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[4]  K.K. Parhi,et al.  Low-power 4-2 and 5-2 compressors , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[5]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[6]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[7]  Lingamneni Avinash,et al.  Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[8]  Taewhan Kim,et al.  Arithmetic optimization using carry-save-adders , 1998, DAC.

[9]  Mateus Beck Fonseca,et al.  Design of pipelined butterflies from Radix-2 FFT with Decimation in Time algorithm using efficient adder compressors , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[10]  Eduardo A. C. da Costa,et al.  Power efficient 2-D rounded cosine transform with adder compressors for image compression , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

[11]  R. Reis,et al.  Low power 3–2 and 4–2 adder compressors implemented using ASTRAN , 2012, 2012 IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS).

[12]  Shen-Fu Hsiao,et al.  Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers , 1998 .

[13]  José C. Monteiro,et al.  Combination of radix-2m multiplier blocks and adder compressors for the design of efficient 2's complement 64-bit array multipliers , 2013, 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI).

[14]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[15]  Giorgos Dimitrakopoulos,et al.  High-speed parallel-prefix VLSI Ling adders , 2005, IEEE Transactions on Computers.

[16]  Mateus Beck Fonseca,et al.  Design of power efficient butterflies from Radix-2 DIT FFT using adder compressors with a new XOR gate topology , 2012 .