FPGA implementation of optimized XBM specifications by transformation for AFSMs

The asynchronous paradigm is an alternative to digital system design because it eliminates the problems related to the clock signal, such as clock skew, clock distribution and power dissipation of the clock. An interesting style for asynchronous design, which is familiar to designers, divides the system in an asynchronous controller with synchronous datapath. A specification known as Extended Burst-Mode (XBM) is the most adequate one to describe the asynchronous controllers in this design style. The XBM specification must meet a number of properties to be implementable. A property known as the signal polarity may affect the controller performance. To satisfy the signal polarity, the designer must often introduce some state transitions that do not perform any operation, which are called in this paper as “dead transitions”. An XBM specification with dead transitions can reduce the controller performance. In this paper, we propose an algorithm that eliminates dead transitions in a XBM specification. This elimination occurs by transforming the original XBM specification, which leads to an optimization of the system performance. The algorithm was applied to seven well-known benchmarks and obtained a reduction of up to 37% in processing time.

[1]  Giovanni De Micheli,et al.  An Outlook on Design Technologies for Future Integrated Systems , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Steven M. Nowick,et al.  Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems , 2002, DAC '02.

[3]  Ran Ginosar,et al.  RAPPID: an asynchronous instruction length decoder , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[4]  Kenneth Y. Yun,et al.  Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations) , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Jens Sparsø,et al.  Current trends in high-level synthesis of asynchronous circuits , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[6]  Hiroshi Saito,et al.  A tool set for the design of asynchronous circuits with bundled-data implementation , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[7]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[8]  Jan Madsen,et al.  Behavioral Synthesis of Asynchronous Circuits Using Syntax Directed Translation as Backend , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[10]  P.P. Czapski,et al.  A Survey on System-Level Techniques for Power Reduction in Field Programmable Gate Array (FPGA)-Based Devices , 2008, 2008 Second International Conference on Sensor Technologies and Applications (sensorcomm 2008).

[11]  Roger M. Needham,et al.  TEA, a Tiny Encryption Algorithm , 1994, FSE.

[12]  Kiyoshi Oguri,et al.  Asynchronous Circuit Design , 2001 .

[13]  P. Cochat,et al.  Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.

[14]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[15]  Fernando Gehm Moraes,et al.  SCAFFI: An intrachip FPGA asynchronous interface based on hard macros , 2007, 2007 25th International Conference on Computer Design.

[16]  Druin Burch,et al.  Tea , 2000, The Lancet.

[17]  Steven M. Nowick,et al.  Automatic synthesis of burst-mode asynchronous controllers , 1993 .

[18]  Eckhard Grass,et al.  System integration by request-driven GALS design , 2006 .

[19]  María José Moure,et al.  Features, Design Tools, and Application Domains of FPGAs , 2007, IEEE Transactions on Industrial Electronics.

[20]  Tiago Curtinhas,et al.  SICARELO: A tool for synthesis of locally-clocked extended burst-mode asynchronous Controllers , 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.

[21]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[22]  Tiago Curtinhas,et al.  Synthesis of locally-clocked asynchronous systems with bundled-data implementation on FPGAs , 2014, 2014 IX Southern Conference on Programmable Logic (SPL).