A 12-Bit 500-MS/s Current Steering CMOS DAC for High-Speed PLC Modems

A 12-bit 500-MS/s current steering digital-to-analog converter (DAC) for high-speed power line communication (PLC) modems is presented in this paper. The performance of current steering DAC is limited by the current cell mismatches and glitch problems caused by switching timing errors. In this paper, the current cell design procedure is presented to minimize random mismatches. Then, a new data-weighted averaging (DWA) technique with fewer glitches and low hardware complexity is proposed to compensate for the gradient mismatch. Spurious-free dynamic range (SFDR) improvement and low complexity are effectively achieved by employing both a row–column structure and a (CSA) structure as the floor plan of the proposed DAC. The proposed DAC is implemented in a standard 0.18-μm CMOS process with an active area of 2.445mm2, which achieves a differential non linearity (DNL) of 0.25LSB and an integral non-linearity (INL) of 0.19LSB. Additionally, the SFDR increases by 13.2dB (on average) when employing the proposed DWA technique. The total power consumption of the proposed DAC is 176mW from a 1.8-V supply voltage.

[1]  M.S.J. Steyaert,et al.  A 10-bit 250-MS/s binary-weighted current-steering DAC , 2004, IEEE Journal of Solid-State Circuits.

[2]  K. O'Sullivan,et al.  A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm/sup 2/ , 2004, IEEE Journal of Solid-State Circuits.

[3]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[4]  A.P. Chandrakasan,et al.  A Highly Integrated CMOS Analog Baseband Transceiver With 180 MSPS 13-bit Pipelined CMOS ADC and Dual 12-bit DACs , 2006, IEEE Journal of Solid-State Circuits.

[5]  Ko-Chi Kuo,et al.  A Switching Sequence for Linear Gradient Error Compensation in the DAC Design , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Michiel Steyaert,et al.  A 130 nm CMOS 6-bit full nyquist 3GS/s DAC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[7]  Michiel Steyaert,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001 .

[8]  Po-Chiun Huang,et al.  Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Lenian He,et al.  A 12-Bit 400-MS/S Current-Steering DAC with deglitching Technique , 2014, J. Circuits Syst. Comput..

[10]  John Newbury,et al.  Power line communications : theory and applications for narrowband and broadband communications over power lines , 2010 .

[11]  Tai-Haur Kuo,et al.  Low-Cost 14-Bit Current-Steering DAC With a Randomized Thermometer-Coding Method , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[12]  Martin Clara.  High-Performance D/A-Converters , 2013 .

[13]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .