On the sub-nm EOT scaling of high-κ gate stacks
暂无分享,去创建一个
A. Asenov | C. Fiegna | E. Sangiorgi | S. Markov | S. Roy
[1] A. Toriumi,et al. 0.6nm-EOT high-k gate stacks with HfSiOx interfacial layer grown by solid-phase reaction between HfO 2 and Si substrate , 2007 .
[2] A. Shluger,et al. Modeling HfO2/SiO2/Si interface , 2007 .
[3] A. Pasquarello,et al. Band gaps and dielectric constants of amorphous hafnium silicates: A first-principles investigation , 2007 .
[4] Mann-Ho Cho,et al. Band gap and band offsets for ultrathin (HfO2)x(SiO2)1−x dielectric films on Si (100) , 2006 .
[5] H. Watanabe,et al. Determination of tunnel mass and physical thickness of gate oxide including poly-Si/SiO/sub 2/ and Si/SiO/sub 2/ interfacial transition Layers , 2006, IEEE Transactions on Electron Devices.
[6] J. Robertson. High dielectric constant gate oxides for metal oxide Si transistors , 2006 .
[7] F. Giustino,et al. Electronic and dielectric properties of a suboxide interlayer at the silicon–oxide interface in MOS devices , 2005 .
[8] F. Giustino,et al. Dielectric discontinuity at interfaces in the atomic-scale limit: permittivity of ultrathin oxide films on silicon. , 2003, Physical review letters.
[9] F. Stern. Effect of a thin transition layer at a Si-SiO2 interface on electron mobility and energy levels , 1977 .
[10] F. Stern. Iteration methods for calculating self-consistent fields in semiconductor inversion layers , 1970 .