A mixed-signal multiplexing system for cable-count reduction in ultrasound probes

This paper presents an approach to time-multiplexing multiple receive signals in a miniature ultrasound probe onto a single micro-coaxial cable. The resulting reduction in the number of receive cables alleviates the design of high-element-count endoscope- or catheter-based ultrasound probes. A prototype multiplexing system is presented that employs a custom multiplexing chip that uses current-mode drivers to combine four receive channels, sampled at 25 MHz each, on a single 3-m micro-coaxial cable. On the system-side of the cable, a transimpedance amplifier turns the multiplexed signal back into a voltage, after which it is digitized and equalized to correct for channel-to-channel crosstalk due to non-idealities of the cable. The chip has been implemented in a 0.18 μm CMOS process and consumes less than 1 mW per input channel. Experimental results show that the system can successfully convey 6 MHz Gaussian-shaped pulses applied to the four input channels of the multiplexing chip to the system with a channel-to-channel crosstalk below -31 dB.

[1]  Yi Zhang,et al.  A highly linear low-voltage MOS transconductor , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  B. Gilbert,et al.  Accurate resistance, inductance, capacitance, and conductance (RLCG) from uniform transmission line measurements , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[3]  Nico de Jong,et al.  Front-end receiver electronics for a matrix transducer for 3-D transesophageal echocardiography , 2012, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[4]  Jaime Ramirez-Angulo,et al.  Simple class-AB voltage follower with slew rate and bandwidth enhancement and no extra static power or supply requirements , 2006 .

[5]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[6]  Kofi A. A. Makinwa,et al.  A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset , 2013, IEEE Journal of Solid-State Circuits.

[7]  Gerard C. M. Meijer,et al.  Ultrasound beamformer using pipeline-operated S/H delay stages and charge-mode summation , 2011 .

[8]  Terri S. Fiez,et al.  A CMOS transconductor with 80-dB SFDR up to 10 MHz , 2002 .

[9]  Un-Ku Moon,et al.  Analysis of Residue Integration Sampling With Improved Jitter Immunity , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Byungsub Kim,et al.  24.8 An analog-digital-hybrid single-chip RX beamformer with non-uniform sampling for 2D-CMUT ultrasound imaging to achieve wide dynamic range of delay and small chip area , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[11]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE Journal of Solid-State Circuits.

[12]  Antonio Torralba,et al.  Low-voltage transconductor with high linearity and large bandwidth , 2002 .

[13]  Bram Nauta,et al.  A CMOS transconductance-C filter technique for very high frequencies , 1992 .

[14]  B. Savord,et al.  Fully sampled matrix transducer for real time 3D ultrasonic imaging , 2003, IEEE Symposium on Ultrasonics, 2003.

[15]  Anantha Chandrakasan,et al.  A Biomedical Sensor Interface With a sinc Filter and Interference Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[16]  Hae-Seung Lee,et al.  Ultrasonic Imaging Transceiver Design for CMUT: A Three-Level 30-Vpp Pulse-Shaping Pulser With Improved Efficiency and a Noise-Optimized Receiver , 2013, IEEE Journal of Solid-State Circuits.

[17]  Gang Xu,et al.  Performance analysis of general charge sampling , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[18]  M. Boukadoum,et al.  Comparison of Two CMOS Front-End Transimpedance Amplifiers for Optical Biosensors , 2013, IEEE Sensors Journal.

[19]  Marcel J. M. Pelgrom.  Sample-and-Hold , 2013 .

[20]  S. Baswa,et al.  Power-efficient super class AB OTAs , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[21]  Ramón González Carvajal,et al.  A compact tunable CMOS transconductor with high linearity , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  R.G. Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[23]  Seunghun Lee,et al.  Design and test of a fully controllable 64×128 2-D CMUT array integrated with reconfigurable frontend ASICs for volumetric ultrasound imaging , 2012, 2012 IEEE International Ultrasonics Symposium.

[24]  C. Daft,et al.  5G-1 Two Approaches to Electronically Scanned 3D Imaging Using cMUTs , 2006, 2006 IEEE Ultrasonics Symposium.

[25]  Hae-Seung Lee,et al.  A Column-Row-Parallel ASIC architecture for 3D wearable / portable medical ultrasonic imaging , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[26]  Z. Yu,et al.  Low-Power Receive-Electronics for a Miniature 3D Ultrasound Probe , 2012 .

[27]  Sang-Gug Lee,et al.  A high-linearity low-noise reconfiguration-based programmable gain amplifier , 2010, 2010 Proceedings of ESSCIRC.

[28]  Linga Reddy Cenkeramaddi,et al.  Jitter analysis of general charge sampling amplifiers , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[29]  Francois Krummenacher,et al.  A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[30]  Ramón González Carvajal,et al.  Highly Linear V/I Converter with Programmable Current Mirrors , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[31]  Ashok Nedungadi,et al.  Design of linear CMOS transconductance elements , 1984 .

[32]  Melanie Hartmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[33]  Stephen H. Hall,et al.  Advanced Signal Integrity for High-Speed Digital Designs , 2009 .

[34]  Ko-Chi Kuo,et al.  A Low-Voltage, Highly Linear, and Tunable Triode Transconductor , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[35]  Tamal Mukherjee,et al.  High-speed low-power integrating CMOS sample-and-hold amplifier architecture , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.