New Adaptive Multi-grained Hardware Architecture for Processing of Dynamic Function Patterns (Neue adaptive multi-granulare Hardwarearchitektur)
暂无分享,去创建一个
[1] Rainer Kress,et al. A fast reconfigurable ALU for Xputers , 1996 .
[2] Markus Weinhardt,et al. Using function folding to improve silicon efficiency of reconfigurable arithmetic arrays , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).
[3] Jürgen Becker,et al. Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures , 2004, FPL.
[4] Jürgen Becker,et al. Adaptive DMA-based I/O interfaces for data stream handling in multi-grained reconfigurable hardware architectures , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).
[5] Jürgen Becker,et al. Multi-grained reconfigurable datapath structures for online-adaptive reconfigurable hardware architectures , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[6] Jürgen Becker,et al. DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communications Applications , 2000, FPL.
[7] Jürgen Becker,et al. Dynamic Adaptive Routing Techniques In Multigrain Dynamic Reconfigurable Hardware Architectures , 2004 .
[8] Tommy Kuhn,et al. A New Design Approach for Processor-Like Reconfigurable Hardware , 2004 .