A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs
暂无分享,去创建一个
Benton H. Calhoun | Yousef Shakhsheer | John Lach | Stephen Kosonocky | Kyle Craig | Sudhanshu Khanna | Saad Arrabi
[1] Jonathan White,et al. Design solutions for the Bulldozer 32nm SOI 2-core processor module in an 8-core CPU , 2011, 2011 IEEE International Solid-State Circuits Conference.
[2] N. Vallepalli,et al. SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction , 2005, IEEE Journal of Solid-State Circuits.
[3] Benton H. Calhoun,et al. A 90nm data flow processor demonstrating fine grained DVS for energy efficient operation from 0.25V to 1.2V , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[4] Samuel Naffziger,et al. An x86-64 core implemented in 32nm SOI CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[5] Zhiyi Yu,et al. A 167-Processor Computational Platform in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.