A fast transient response low dropout regulator with current control methodology

A transient performance optimized CCL-LDO regulator is proposed. In the CCL-LDO, the control method of the charge pump phase-locked loop is adopted. A current control loop has the feedback signal and reference current to be compared, and then a loop filter generates the gate voltage of the power MOSFET by integrating the error current. The CCL-LDO has the optimized damping coefficient and natural resonant frequency, while its output voltage can be sub-1-V and is not restricted by the reference voltage. With a 1 μF decoupling capacitor, the experimental results based on a 0.13 μm CMOS process show that the output voltage is 1.0 V; when the workload changes from 100 μA to 100 mA transiently, the stable dropout is 4.25 mV, the settling time is 8.2 μs and the undershoot is 5.11 mV; when the workload changes from 100 mA to 100 μA transiently, the stable dropout is 4.25 mV, the settling time is 23.3 μs and the overshoot is 6.21 mV. The PSRR value is more than −95 dB. Most of the attributes of the CCL-LDO are improved rapidly with a FOM value of 0.0097.

[1]  Lai Feng-chang,et al.  A capacitor-free CMOS LDO regulator with AC-boosting and active-feedback frequency compensation , 2009 .

[2]  Xuecheng Zou,et al.  A Loop-Improved Capacitor-Less Low-Dropout Regulator for SoC Power Management Application , 2009, 2009 Asia-Pacific Power and Energy Engineering Conference.

[3]  Alex Q. Huang,et al.  Low-dropout (LDO) regulator output impedance analysis and transient performance enhancement circuit , 2010, 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[4]  Cong-Kha Pham,et al.  Quick response circuit for low-power LDO voltage regulators to improve load transient response , 2007, 2007 International Symposium on Communications and Information Technologies.

[5]  S. Strik,et al.  Low quiescent current LDO with improved load transient , 2008, 2008 11th International Biennial Baltic Electronics Conference.

[6]  Ahmed Amer,et al.  A 25mA 0.13µm CMOS LDO regulator with power-supply rejection better than −56dB up to 10MHz using a feedforward ripple-cancellation technique , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Wing-Hung Ki,et al.  A 0.9V 0.35 μm Adaptively Biased CMOS LDO Regulator with Fast Transient Response , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Cong-Kha Pham,et al.  Low power LDO with fast load transient response based on quick response circuit , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[9]  Jiann-Jong Chen,et al.  A 0.35μm CMOS sub-1V low-quiescent-current low-dropout regulator , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[10]  Behzad Razavi.  The role of monolithic transmission lines in high-speed integrated circuits , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).