Adaptive Router Architecture for Optimising Quality of Service in Networks-on-Chip
暂无分享,去创建一个
[1] Luigi Carro,et al. Design Space Exploration Comparing Homogeneous and Heterogeneous Network-on-Chip Architectures , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.
[2] Jürgen Teich,et al. DyNoC: A dynamic infrastructure for communication in dynamically reconfugurable devices , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[3] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[4] Ali Ahmadinia,et al. Dynamically Reconfigurable NoC with Bus Based Interface for Ease of Integration and Reduced Design Time , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.
[5] Jorg Henkel,et al. ROAdNoC: runtime observability for an adaptive network on chip architecture , 2008, ICCAD 2008.
[6] Axel Jantsch,et al. Network on Chip : An architecture for billion transistor era , 2000 .
[7] Ali Ahmadinia,et al. Dynamic interconnection of reconfigurable modules on reconfigurable devices , 2005, IEEE Design & Test of Computers.
[8] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[9] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[10] Li-Shiuan Peh,et al. Leakage power modeling and optimization in interconnection networks , 2003, ISLPED '03.
[11] Seung Eun Lee,et al. Increasing the throughput of an adaptive router in network-on-chip (NoC) , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).
[12] Radu Marculescu,et al. Application-specific buffer space allocation for networks-on-chip router design , 2004, ICCAD 2004.
[13] Luigi Carro,et al. Adaptive router architecture based on traffic behavior observability , 2009, 2009 2nd International Workshop on Network on Chip Architectures.
[14] Seung Eun Lee,et al. Design of a router for network-on-chip , 2007, Int. J. High Perform. Syst. Archit..
[15] Radu Marculescu,et al. Application-specific buffer space allocation for networks-on-chip router design , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[16] Jörg Henkel,et al. ROAdNoC: Runtime observability for an adaptive network on chip architecture , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.