Erratum: VLSI implementation of a 5-trit full adder