In this paper a new approach to the yield evaluation of electronic circuits is presented. It is a divide-and-conquer algorithm based on interval arithmetic that allows one to reliably mark as feasible or unfeasible those hyper-rectangles that are completely in or out of the region of acceptability. In addition, it identifies any portion of the boundaries of the region of acceptability that is included in the tolerance region and refines the analysis across it. The proposed technique guarantees an efficient, reliable and accurate evaluation of the yield, even in presence of a non-convex and non-simply connected region of acceptability. Thanks to its capacity to quickly detect the boundary of the region of acceptability, it is proposed as a useful tool for tolerance design. The example presented shows the features of the approach.
[1]
R. Spence,et al.
Statistical exploration approach to design centring
,
1980
.
[2]
Robert Spence,et al.
Tolerance Design of Electronic Circuits
,
1997
.
[3]
Jirí Vlach,et al.
Ellipsoidal method for design centering and yield estimation
,
1993,
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4]
Massimo Vitelli,et al.
Tolerance design of DC-DC switching regulators
,
2002,
2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[5]
R. Spence,et al.
Cost reduction of Monte Carlo yield estimates
,
1987
.
[6]
Luc Jaulin,et al.
Applied Interval Analysis
,
2001,
Springer London.