Impact of Dummy Logic Insertion on Xilinx Family for Hardware Trojan Prevention

The vogue of globally manufacturing ICs is increasing rapidly due to which the systems are vulnerable to pernicious Trojan. A promising technique is needed to prevent systems from Trojan. The paper proposes a technique to protect system, in which unused spaces are filled with some dummy logic i.e., (any logic that does not interrupt the functioning of main circuitry). The rival could substitute the dummy logic with malicious Trojan. In order to thwart such situation AES encryption of 128 bit length of modified design is done. The proposed technique is implemented on Xilinx 10.1_ISE in family Automatic Sparton3 and device XA3S50 and comparison with other families of Xilinx is done. The modified design provides 100% protection from HT but not at the cost of performance and power penalties. The proposed technique requires same memory as needed by original circuit.

[1]  Mark Mohammad Tehranipoor,et al.  BISA: Built-in self-authentication for preventing hardware Trojan insertion , 2013, 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[2]  Yang Yang,et al.  A Multi-Layer Hardware Trojan Protection Framework for IoT Chips , 2019, IEEE Access.

[3]  Mamata Dalui,et al.  Evaluation and Detection of Hardware Trojan for Real-Time Many-Core Systems , 2018, 2018 8th International Symposium on Embedded Computing and System Design (ISED).

[4]  Jiliang Zhang,et al.  A Practical Logic Obfuscation Technique for Hardware Security , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Abhijit Chatterjee,et al.  Lifetime Prediction and Design-for-Reliability of IC Interconnections with Electromigration Induced Degradation in the Presence of Manufacturing Defects , 2006, J. Electron. Test..

[6]  Benjamin Carrion Schafer,et al.  Hardware Trojan Detection in Behavioral Intellectual Properties (IP's) Using Property Checking Techniques , 2017, IEEE Transactions on Emerging Topics in Computing.

[7]  Subhasish Mitra,et al.  The Trojan-proof chip , 2015, IEEE Spectrum.

[8]  T. Elgamal.  A public key cryptosystem and a signature scheme based on discrete logarithms , 1984, CRYPTO 1984.

[9]  M. Tarek Ibn Ziad,et al.  Homomorphic Data Isolation for Hardware Trojan Protection , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[10]  Morteza Saheb Zamani,et al.  Latch-Based Structure: A High Resolution and Self-Reference Technique for Hardware Trojan Detection , 2017, IEEE Transactions on Computers.

[11]  Hassan Salmani,et al.  COTD: Reference-Free Hardware Trojan Detection and Recovery Based on Controllability and Observability in Gate-Level Netlist , 2017, IEEE Transactions on Information Forensics and Security.

[12]  Kwang-Ting Cheng,et al.  Detecting hardware Trojans in unspecified functionality through solving satisfiability problems , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[13]  Jie Zhang,et al.  VeriTrust: Verification for Hardware Trust , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Morteza Saheb Zamani,et al.  Improving hardware Trojan detection by retiming , 2015, Microprocess. Microsystems.

[15]  Trang Hoang,et al.  An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm , 2012, 2012 IEEE RIVF International Conference on Computing & Communication Technologies, Research, Innovation, and Vision for the Future.

[16]  H.-S. Philip Wong,et al.  TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Miodrag Potkonjak,et al.  Self-Consistency and Consistency-Based Detection and Diagnosis of Malicious Circuitry , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  William Stallings,et al.  Cryptography and network security , 1998 .

[19]  Aria Nosratinia,et al.  Demonstrating and Mitigating the Risk of an FEC-Based Hardware Trojan in Wireless Networks , 2019, IEEE Transactions on Information Forensics and Security.

[20]  Yiorgos Makris,et al.  Hardware Trojan detection using path delay fingerprint , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[21]  Hassan Salmani.  The Global Integrated Circuit Supply Chain Flow and the Hardware Trojan Attack , 2018 .

[22]  G. Harish,et al.  Detection and analysis of hardware trojan using scan chain method , 2015, 2015 19th International Symposium on VLSI Design and Test.

[23]  Siavash Bayat Sarmadi,et al.  FPGA-Based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy Logic , 2015, IEEE Embedded Systems Letters.

[24]  Guochu Shou,et al.  High Throughput, Pipelined Implementation of AES on FPGA , 2009, 2009 International Symposium on Information Engineering and Electronic Commerce.