Multiple test set generation method for LFSR-based BIST

In this paper we propose a new reseeding method for LFSR-based test pattern generation suitable for circuits with random pattern resistant faults. The character of our method is that the proposed test pattern generator (TPG) can work both in normal LFSR mode, to generate pseudorandom test vectors, and in jumping mode to make the TPG jump from a state to the required state (seed of next group). Experimental results indicate that its superiority against other known reseeding techniques with respect to the length of the test sequence and the required area overhead.

[1]  Youhua Shi,et al.  A new low power BIST methodology by altering the structure of linear feedback shift registers , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[2]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[3]  Hans-Joachim Wunderlich,et al.  BIST for systems-on-a-chip , 1998, Integr..

[4]  Edward J. McCluskey,et al.  An apparatus for pseudo-deterministic testing , 1994, Proceedings 13th IEEE VLSI Test Symposium.

[5]  Krishnendu Chakrabarty,et al.  Built-in test pattern generation for high-performance circuits using twisted-ring counters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[6]  Paolo Prinetto,et al.  Non-intrusive BIST for systems-on-a-chip , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[7]  Jacob Savir,et al.  A Multiple Seed Linear Feedback Shift Register , 1992, IEEE Trans. Computers.

[8]  Emmanouil Kalligeros,et al.  New reseeding technique for LFSR-based test pattern generation , 2001, Proceedings Seventh International On-Line Testing Workshop.

[9]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .

[10]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .