Verification of embedded systems using a Petri net based representation

The ever increasing complexity of embedded systems consisting of hardware and software components poses a challenge in verifying their correctness. New verification methods that overcome the limitations of traditional techniques and, at the same time, are suitable for hardware/software systems are needed. In this work we formally define the semantics of PRES+, a Petri net based computational model aimed to represent embedded systems. We introduce an approach to formal verification of such systems: we make use of model checking to prove the correctness of embedded systems by determining the truth of CTL (Computation Tree Logic) and TCTL (Timed CTL) formulas that specify required properties with respect to a PRES+ model. An ATM server illustrates the feasibility of our approach on practical applications.

[1]  A. P. Sistla,et al.  Automatic verification of finite-state concurrent systems using temporal logic specifications , 1986, TOPL.

[2]  Thomas A. Henzinger,et al.  Automatic symbolic verification of embedded systems , 1993, 1993 Proceedings Real-Time Systems Symposium.

[3]  Erik Stoy,et al.  An integrated modelling technique for hardware/software systems , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[4]  Jordi Cortadella,et al.  Petri Net Analysis Using Boolean Manipulation , 1994, Application and Theory of Petri Nets.

[5]  James M. Purtilo,et al.  Software Specification: A Comparison of Formal Methods , 1995 .

[6]  K. Larsen,et al.  Model-Checking for Real-Time Systems , 1995, International Symposium on Fundamentals of Computation Theory.

[7]  Thomas A. Henzinger,et al.  The Algorithmic Analysis of Hybrid Systems , 1995, Theor. Comput. Sci..

[8]  Luciano Lavagno,et al.  Formal verification of embedded systems based on CFSM networks , 1996, DAC '96.

[9]  Guido Wimmel.  A BDD-based Model Checker for the PEP Tool , 1997 .

[10]  Luciano Lavagno,et al.  Intellectual property re-use in embedded system co-design: an industrial case study , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[11]  L. Thiele,et al.  Symbolic model checking of process networks using interval diagram techniques , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[12]  Mark R. Greenstreet,et al.  Formal verification in hardware design: a survey , 1999, TODE.

[13]  Pao-Ann Hsiung,et al.  Hardware-software coverification of concurrent embedded real-time systems , 1999, Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99.

[14]  Petru Eles,et al.  A Petri Net based Model for Heterogeneous Embedded Systems , 1999 .