PID (Partial Inversion Data): An M-of-N Level-Encoded Transition Signaling Protocol for Asynchronous Global Communication

A new delay-insensitive (DI) data encoding protocol for asynchronous global communication is proposed. It is an M-of-N Non-Return-to-Zero (NRZ) protocol and it is level-encoded, meaning that the decoding process simply uses the values of the codeword not their transitions. It has significant power and throughput benefits with respect to Return-to-Zero (RZ) codes, since no return-to-zero-phase is required. The proposed protocol also has a better (or equal) coding efficiency and it requires a similar decoding hardware as existing 1-of-N level-encoded NRZ codes (i.e., 1-of-2 LEDR and 1-of-N LETS), while it has worse (or equal) coding efficiency but requires significantly smaller decoding hardware than existing M-of-N transition-encoded NRZ codes. In particular, the 2-of-7 code, which encodes 4 data bits, completely dominates all other known DI NRZ codes since it has equal coding and power efficiency but less hardware overhead than transition-encoded ones, and it has equal power efficiency and hardware overhead but better coding efficiency than LETS.

[1]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Steven M. Nowick,et al.  A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication , 2008, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems.

[3]  Karl Fant.  Logically Determined Design: Clockless System Design with NULL Convention Logic , 2005 .

[4]  Luis A. Plana,et al.  SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[5]  Jim D. Garside,et al.  Fault Tolerant Delay Insensitive Inter-chip Communication , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[6]  William B. Toms,et al.  Delay-insensitive, point-to-point interconnect using m-of-n codes , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[7]  Tom Verhoeff,et al.  Delay-insensitive codes — an overview , 1988, Distributed Computing.

[8]  Steven M. Nowick,et al.  Practical completion detection for 2-of-N delay-insensitive codes , 2010, 2010 IEEE International Conference on Computer Design.

[9]  David L. Dill,et al.  Efficient self-timing with level-encoded 2-phase dual-rail (LEDR) , 1991 .