Reconfigurable architectures for VLSI processing arrays
暂无分享,去创建一个
[1] John P. Hayes,et al. Fault-Tolerance of Dynamic-Full-Access Interconnection Networks , 1984, IEEE Transactions on Computers.
[2] Robert Michael Tanner. Fault-Tolerant 256K Memory Designs , 1984, IEEE Transactions on Computers.
[3] Douglas G. Fairbairn. VLSI: A New Frontier for Systems Designers , 1982, Computer.
[4] Algirdas Avizienis,et al. Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs , 1982, IEEE Transactions on Computers.
[5] Mariagiovanna Sami,et al. Design of switches for self-reconfiguring VLSI array structures☆ , 1984 .
[6] B. F. Fitzgerald,et al. Circuit Implementation of Fusible Redundant Addresses on RAMs for Productivity Enhancement , 1980, IBM J. Res. Dev..
[7] Melvin A. Breuer,et al. On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays , 1984, IEEE Transactions on Computers.
[8] R. Cenker,et al. A fault-tolerant 64K dynamic RAM , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[9] H. T. Kung. Why systolic architectures? , 1982, Computer.
[10] Lawrence Snyder,et al. Introduction to the configurable, highly parallel computer , 1982, Computer.