Stress-Dependent Performance Optimization of Reconfigurable Silicon Nanowire Transistors

Mechanical stress is an efficient but rather unexplored performance booster for diverse emerging research devices based on tunneling phenomena, such as tunnel field-effect transistors (TFETs), resonant TFETs, and reconfigurable FETs. In this letter, stress profiles formed by self-limited oxidation of intrinsic silicon nanowires are applied exemplarily on device simulations of reconfigurable silicon nanowire transistor based on two independently gated Schottky junctions. The deformation potential theory and the multi-valley band structure are applied for modeling of stress-dependent Schottky barriers. Strained n- and p-type transistors are analyzed with respect to transfer the characteristic and the influence of each strain direction. It has been verified that mechanical stress is an effective option to control current injection through the Schottky junctions and thus to achieve symmetric performance of reconfigurable nanowire devices.

[1]  Stefan Slesazeck,et al.  Functionality-Enhanced Logic Gate Design Enabled by Symmetrical Reconfigurable Silicon Nanowire Transistors , 2015, IEEE Transactions on Nanotechnology.

[2]  Thomas Mikolajick,et al.  Reconfigurable nanowire electronics – A review , 2014 .

[3]  G. Northrop,et al.  High performance 14nm SOI FinFET CMOS technology with 0.0174µm2 embedded DRAM and 15 levels of Cu metallization , 2014, 2014 IEEE International Electron Devices Meeting.

[4]  N. Yokoyama,et al.  Current on‐off operation of graphene transistor with dual gates and He ion irradiated channel , 2013 .

[5]  Thomas Mikolajick,et al.  Dually active silicon nanowire transistors and circuits with equal electron and hole transport. , 2013, Nano letters.

[6]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[7]  K. J. Kuhn,et al.  Considerations for Ultimate CMOS Scaling , 2012, IEEE Transactions on Electron Devices.

[8]  S. Thompson,et al.  Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors , 2007 .

[9]  Joachim Knoch,et al.  Physics of ultrathin-body silicon-on-insulator Schottky-barrier field-effect transistors , 2007 .

[10]  P. Avouris,et al.  High-performance dual-gate carbon nanotube FETs with 40-nm gate length , 2005, IEEE Electron Device Letters.

[11]  T. Mikolajick,et al.  The effect of random dopant fluctuations on the minimum channel length of short-channel MOS transistors , 1997 .

[12]  S. Laux,et al.  Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys , 1996 .

[13]  Roger Fabian W. Pease,et al.  Self‐limiting oxidation for fabricating sub‐5 nm silicon nanowires , 1994 .